
SPECIAL LINEAR REFERENCE MANUAL



SIGNAL COMPRESSION COMPONENTS • MULTIPLIERS / DIVIDERS •
RMS-TO-DC CONVERTERS • MASS STORAGE COMPONENTS •
ATE COMPONENTS • AUTOMOTIVE COMPONENTS •
MATCHED TRANSISTORS • TEMPERATURE SENSORS •
SIGNAL CONDITIONING COMPONENTS



How to Find Product Data in This Reference Manual

THIS VOLUME

Contains Data Sheets, Selection Guides and a wealth of background information on a wide variety of special linear components

It is one member of a five-volume set of reference manuals describing and specifying Special Linear, Amplifier, Converter and Audio/Video products from Analog Devices, Inc., in IC, hybrid and assembled form for measurement, control and real-world

IF YOU KNOW THE MODEL NUMBER

Turn to the product index at the back of the book and look up the model number. You will find the Volume-Section-Page location of any data sheet in this volume or its companion manual, the Amplifier Reference Manual. You will find additional references for all other Analog Devices product categories currently available.

If you're looking for a form-and-function-compatible version of a product originally brought to market by some other manufacturer (second source), you may find it by adding our "AD" prefix and looking it up in the index. Or call our nearest sales office.

IF YOU DON'T KNOW THE MODEL NUMBER

Find your functional group in the list on the opposite page. Turn directly to the appropriate Section. You will find a functional Selection Tree and Selection Guide at the beginning of the Section. The Selection Tree and Selection Guide (and the accompanying "Orientation") will help you find the products that are the closest to satisfying your need. Use them to compare all products in the category by salient criteria. A comprehensive Table of Contents is provided for your convenience on pages 1-5 through 1-8.

IF YOU CAN'T FIND IT HERE . . . ASK!

If it's not a special linear product, it's probably in one of the four companion volumes, the Amplifier Reference Manual, the Audio/Video Reference Manual or the Data Converter Reference Manual (Volume I or II). If you don't already own these volumes, you can have them FREE by getting in touch with Analog Devices or the nearest sales office, or phoning

See the Worldwide Sales Directory on pages 16-12 and 16-13 at the back of this volume for our sales office phone numbers.

Contents of Other Reference Manuals

AUDIO/VIDEO REFERENCE MANUAL

Operational Amplifiers Audio A/D Converters Video A/D Converters Audio D/A Converters Video D/A Converters Special Function Audio Products Digital Signal Processing Special Function Video Products Digital Signal Processing Products Application Notes

DATA CONVERTER REFERENCE MANUAL (VOLUME I)

D/A Converters S/D Converters Communications Products Digital Panel Meters Products Bus Interface & Serial I/O Products Application Specific ICs Power Supplies

DATA CONVERTER REFERENCE MANUAL (VOLUME II)

A/D Converters V/F & F/V Converters Sample/Track-Hold Amplifiers Switches & Multiplexers Voltage References Data Acquisition Subsystems Analog I/O Ports Application Specific ICs Power Supplies

AMPLIFIER REFERENCE MANUAL

Operational Amplifiers Comparators Instrumentation Amplifiers Isolation Amplifiers Mixed-Signal ASICs Power Supplies



Special Lingear Reperence Manual

	General Information	1
	Analog Multipliers/Dividers	2
LINEAR	Signal Compression Components	3
REFERENCE	RMS-to-DC Converters	4
18, 4,272,656, 4,285,051, 4,286,228	Mass Storage Components	5
08, 4,484,148, 4,485,372, 4,491,826 61, 4,547,766, 4,547,961, 4,556,870	ATE Components	6
53, 4,848,056, 4,648,238, 4,675,561 76, 4,697,151, 4,703,283, 4,707,681	Special Function Components	7
©Analog Devices, Inc., 1992	Matched Transistors	8
83. 4,962,325, 4,969,823, 4,970,470 03, 4,990,916, 5,008,671, 5,010,297	Temperature Sensors	9
	Signal Conditioning Components	10
24041, 80 00360, 80 11312, 80 1181	Automotive Components	11
ANALOG	Digital Signal Processing Products	12
	Mixed-Signal ASICs	13
88, 2,107,951, 2,115,932, 2,118,286	Power Supplies	14
	Package Information	15
	Appendix	16
	7603220-8	1-

SPECIAL LINEAR REFERENCE MANUAL

© Analog Devices, Inc., 1992 All Rights Reserved

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

U.S.

RE29.992, RE30.586, RE31.850, 3.729.660, 3.793.563, 3.803.590, 3.842.412, 3.868.583, 3.890.611, 3.906.486, 3.909.908, 3.932.863, 3.940.760, 3.942.173, 3.942.173, 3.946.324, 3.950.603, 3.961.326, 3.978.473, 3.979.688, 4.016.559, 4,020,486, 4,029,974, 4,034,366, 4,054,829, 4,055,773, 4,056,740, 4,068,254, 4,088,905, 4,092,639, 4,092,698, 4.109.215, 4.118.699, 4.123.698, 4.131.884, 4.136.349, 4.138.671, 4.141.004, 4.142.117, 4.168.528, 4.210.830, 4.213,806, 4.228,367, 4.250,445, 4.260,911, 4.268,759, 4.270,118, 4.272,656, 4.285,051, 4.286,225, 4.309,693, 4.313.083, 4.323.795, 4.333.047, 4.338.591, 4.340.851, 4.349.811, 4.363.024, 4.374.314, 4.374.335, 4.383.222, 4,395,647, 4,399,345, 4,400,689, 4,400,690, 4,404,529, 4,427,973, 4,439,724, 4,444,309, 4,449,067, 4,454,413, 4.460.891, 4.471.321, 4.475.103, 4.475.169, 4.476.538, 4.481.708, 4.484.149, 4.485.372, 4.491.825, 4.503.381, 4,511,413, 4,521,764, 4,538,115, 4,542,349, 4,543,560, 4,543,561, 4,547,766, 4,547,961, 4,556,870, 4,558,242, 4,562,400, 4,565,000, 4,572,975, 4,583,051, 4,586,019, 4,586,155, 4,590,456, 4,596,976, 4,601,760, 4,604,532, 4,608,541, 4,622,512, 4,626,769, 4,633,165, 4,639,683, 4,644,253, 4,646,056, 4,646,238, 4,675,561, 4,677,369, 4,678,936, 4,683,423, 4,684,922, 4,685,200, 4,687,984, 4,694,276, 4,697,151, 4,703,283, 4,707,682, 4,709,167, 4.717.883, 4.722.910, 4.739.281, 4.742.331, 4.751.455, 4.752.900, 4.757.274, 4.761.636, 4.769.564, 4.771.011, 4,774,685, 4,791,318, 4,791,551, 4,800,524, 4,804,960, 4,808,908, 4,811,296, 4,814,767, 4,833,345, 4,839,653, 4.855,585, 4.855,618, 4.855,684, 4.857,862, 4.859,944, 4.862,073, 4.864,454, 4.866,505, 4.878,770, 4.879,505, 4.884.075, 4.885.585, 4.888.589, 4.891.533, 4.891.645, 4.899.152, 4.902.959, 4.904.921, 4.924.227, 4.926.178, 4.928.103, 4.928.934, 4.929.909, 4.933.572, 4.940.980, 4.957.583, 4.962.325, 4.969.823, 4.970.470, 4.973.978, 4.978.871, 4.980.634, 4.983.929, 4.985.739, 4.990.797, 4.990.803, 4.990.916, 5.008.671, 5.010.297, 5.010.337, 5.021,120, 5.026,667, 5.027,085, 5.030,849, 5.036,298, 5.036,322, 5.039,945, 5.041,795, 5.043,295, 5.043,657, 5.043.675. 5.043.732. 5.053.653. 5.055.723. 5.055.843. 5.065.144. 5.065.214. 5.070.331. 5.075.633. 5.075.677. 5,077,494, 5,077,541, 5,086,370, 5,087,889, 5,091,701, 5,095,274, 5,097,223

France:

111.833, 70.10561, 75.27557, 76 08238, 77 20799, 78 10462, 79 24041, 80 00960, 80 11312, 80 11916, 81 02661, 81 14845, 83 03140, 96 08238

Japan:

1,092,928, 1,242,936, 1,242,965, 1,306,235, 1,337,318, 1,401,661, 1,412,991, 1,432,164, 1180 463

West Germany:

2,014034, 25 40 451.7, 26 11 858.1

U.K.:

1,310,591, 1,310,592, 1,537,542, 1,590,136, 1,590,137, 1,599,538, 2,008,876, 2,032,659, 2,040,087, 2,050,740, 2,054,992, 2,075,295, 2,081,040, 2,087,656, 2,103,884, 2,104,288, 2,107,951, 2,115,932, 2,118,386, 2,119,139, 2,119,547, 2,126,445, 2,126,814, 2,135,545

Canada:

984,015, 1,006,236, 1,025,558, 1,035,464, 1,054,248, 1,140,267, 1,141,034, 1,141,820, 1,142,445, 1,143,306, 1,150,414, 1,153,607, 1,157,571, 1,159,956, 1,177,127, 1,177,966, 1,184,662, 1,184,663, 1,191,715, 1,192,310, 1,192,311, 1,192,312, 1,203,628, 1,205,920, 1,212,730, 1,214,282, 1,219,679, 1,219,966, 1,223,086, 1,232,366, 1,233,913, 1,234,921

Sweden:

7603320-8

USE IN LIFE SUPPORT APPLICATIONS

Products sold by Analog Devices are not designed for use in life support equipment where malfunction of such products can reasonably be expected to result in personal injury or death. Buyer uses or sells such products for life support application at buyer's own risk and agrees to defend, indemnify, and hold harmless Analog Devices from any and all damages, claims, suits, or expense resulting from such use.

contents

	Pag
Introduction	. 1-3
Table of Contents	. 1-5

1

General Information Contents

Analog Devices, a Fortune 500 Industrials company, designs, manufactures and sells worldwide sophisticated electronic components and subsystems for use in real-world signal processing. More than six hundred standard products are produced in manufacturing facilities located throughout the world. These facilities encompass all relevant technologies, including several embodiments of CMOS, BiMOS, bipolar and hybrid integrated circuits, each optimized for specific attributes—and assembled products in the form of potted modules, printed-circuit boards and instrument packages.

State-of-the-art technologies (including surface micromachining) have been utilized (and in many cases invented) to provide timely, reliable, easy-to-use advanced designs at realistic prices. Our popular IC products are available in both conventional and surface-mount packages (SOIC, LCC, PLCC), and many of our assembled products employ surface-mount technology to reduce manufacturing costs and overall size. A quarter-century of successful applications experience and continuing vertical integration insure that these products are oriented to user needs. The ongoing application of today's state-of-the-art and the invention of tomorrow's state-of-the-art processes strengthen the leadership position of Analog Devices in standard data-acquisition and signal-processing products and make us a strong contender in high performance mixed-signal ASICs.

MAJOR PROGRESS

Since publication of the selection guides in the 1990/91 Linear Products Databook, Analog Devices has introduced more than 120 significant new products; they run the gamut from brand new product and market categories and technologies to standard products (with improvements in price, performance, or design) to augmented second-source products. In addition to these new products, we now include the products of Precision Monolithics, Inc., which was acquired by Analog Devices in 1990. The combined company is the world's largest manufacturer of high-performance op amps and second in standard linear ICs. The newest special-linear products are all classified and summarized here, along with existing devices that are appropriate and desirable for use in new designs.

Examples of the variety, performance, and innovation content of outstanding new special-linear ICs to be found in this volume include:

- ADXL50 first surface-micromachined monolithic accelerometer with on-chip signal conditioning—designed for airbag applications
- TMP-01 programmable low power (2 mW) temperature sensor and controller, -55°C to +150°C
- AD22150 Hall-effect gear-tooth sensor with on-chip signal conditioning outputs pulses for each tooth on a ferrous target in a magnetic field—useful in rotational speed measurements
- AD600 and AD602 two-channel low distortion amplifiers for AGC with voltage-controlled exponential gain (0 dB to +40 dB and -10 dB to +30 dB) and 30 MHz bandwidth
- AD800 and AD802 clock-recovery (45 MHz and 155 MHz) and data-retiming chips for phase-locked loops in datanetwork applications (SONET and SDH)
- AD899 read channel-on-a-chip for hard disk drives

- AD22001 "bulbwatcher" to detect failures in lamps and fuses, an important function in automotive applications
- AD22050 single-supply instrumentation amplifier for hostile environments—like those found in automotive applications

Many more could have been added to this list.

SPECIAL-LINEAR REFERENCE MANUAL

This volume provides comprehensive technical data on Analog Devices analog-signal-processing products, such as multiplier/dividers, rms-to-dc converters, sensors and signal conditioners, and devices oriented to the computer, mass-storage, automotive, process control, and ATE markets. It is a companion to the Amplifier Reference Manual, which includes data on amplifier products, principally operational amplifiers (op amps), instrumentation amplifiers (in amps), isolation amplifiers, and comparators. Both are members of the series of Analog Devices Reference Manuals, which includes the Audio/Video Reference Manual and the two-volume Data Converter Reference Manual.

In the approximately 800 pages of this volume you will find:

- comprehensive data sheets and package information on 80 significant product families
- orientation material and selection guides/trees for finding products rapidly
- a representative list of available Analog Devices technical publications on real-world analog and digital signal processing
- our Worldwide Sales Directory
- the complete Product Index to all special linear and amplifier products listed in these two volumes, data conversion products listed in the Data Converter Reference Manual (Volumes I and II), products with audio and video signal processing applications listed in the Audio/Video Reference Manual, and DSP products for which data sheets are available.

The product data in this book are intended primarily for the majority of users who are concerned with new designs. For this reason, existing and available products that offer little if any unique advantage over newer products in future designs are listed in the Index, and data sheets may be available separately—but they are not published in this book.

TECHNICAL SUPPORT

Our extensive technical literature discusses the technology and applications of products for real-world signal processing. Besides tutorial material and comprehensive data sheets, including a large number in our Reference Manuals, we offer Application Notes, Application Guides, Technical Handbooks (at reasonable prices), and several free serial publications; for example, Analog Productlog provides brief information on new products being introduced, and Analog Dialogue, our technical magazine, provides in-depth discussions of new developments in analog and digital circuit technology as applied to data acquisition, signal processing, control, and test. DSPatchTM is a quarterly newsletter that brings its readers up-to-date applications information on our DSP products and the general field of digital signal processing. We maintain a mailing list of engineers, scientists, and technicians with a serious interest in our products. In addition

DSPatch is a trademark of Analog Devices, Inc.

to these Reference Manual catalogs—and general short-form selection guides—we also publish several short-form catalogs on specific product families. You will find typical publications described on pages 16–8 to 16–11 at the back of the book.

SALES AND SERVICE

Backing up our design and manufacturing capabilities and our extensive array of publications, is a network of distributors, plus sales offices and representatives throughout the United States and most of the world, staffed by experienced sales and applications engineers. Our Worldwide Sales Directory, as of the publication date, appears on pages 16–12 and 16–13 at the back of the book.

perducts, principally operational amplifiers (op arryTILIBALLAR

The manufacture of reliable products is a key objective at Analog Devices. The primary focus is a companywide Total Quality Management (TQM) Program. In addition, we maintain facilities that have been qualified under such standards as MIL-M-38510 (Class B and Class S) for ICs in the U.S., MIL-STD-1772 for hybrids, and ISO9000 (required by many European customers). Many of our products—both proprietary and second-source—have qualified for IAN part numbers; others are in the process. A larger number of products-including many of the newer ones just starting the JAN qualification process-are specifically characterized on Standard Military Drawings (SMDs). Most of our ICs are available in versions that comply with MIL-STD-883C Class B, and many also comply with Class S. We publish a Military Products Databook for designers who specify ICs and hybrids for military contracts. The 1990 issue consists of two volumes with data on 343 product families; the 120 entries in the second of those volumes describe qualified products manufactured by our PMI Division. A newsletter, Analog Briefings®, provides current information about the status of reliability at ADI. a beliance and along and all also could be all

Our PLUS program makes available standard devices (commercial and industrial grades, plastic or ceramic packaging) for any user with demanding application environments, at a small premium. Subjected to stringent screening, similar to MIL-STD-883 test methods, these devices are suffixed "/+" and are available from stock.

PRODUCTS NOT FOUND IN THE SELECTION OF COLORS GUIDES

For maximum usefulness to designers of new equipment, we have limited the contents of selection guides to standard products most likely to be used for the design of new circuits and systems. If the model number of a product you are interested in is not in the Index, turn to page 16–4 at the back of this volume where you will find a list of older products for which data sheets are available upon request. On page 16–5 you will find a guide to substitutions (where possible) for products no longer available.

ICs embodying combinations of functions that you need but cannot find among our standard offerings may be available to meet your specific requirements as custom designs. Consult the section in this book on Application Specific ICs—and/or get in touch with Analog Devices.

PRICES in bourse annuation bar constructed another lutages

Accurate, up-to-date prices are an important consideration in making a choice among the many available product families. Since prices are subject to change, current price lists and/or quotations are available upon request from our sales offices and distributors.

Analog Briefings is a registered trademark of Analog Devices, Inc.

Table of Contents

Page
Analog Multipliers/Dividers – Section 2
Selection Tree
Selection Guide
Orientation
AD532 - Internally Trimmed Integrated Circuit Multiplier
AD534 - Internally Trimmed Precision IC Multiplier
AD538 - Real-Time Analog Computational Unit (ACU)
AD539 - Wideband Dual-Channel Linear Multiplier/Divider
AD630 - Balanced Modulator/Demodulator
AD632 - Internally Trimmed Precision IC Multiplier
AD633 – Low Cost Analog Multiplier
AD734 – 10 MHz, 4-Quadrant Multiplier/Divider
AD834 – 500 MHz Four-Quadrant Multiplier
Signal Compression Components – Section 3
Selection Guide
Orientation
AD600/AD602 – Dual Low Noise, Wideband Variable Gain Amplifiers
AD606 – 50 MHz, 80 dB Demodulating Logarithmic Amplifier with Limiter Output
AD640 – DC Coupled Demodulating 120 MHz Logarithmic Amplifier
755/759 – 6-Decade, High Accuracy, Wideband Log, Antilog Amplifiers
PKD-01 - Monoliting Peak Descentir with Reset-and-Hold Mode
RMS-to-DC Converters – Section 4
Selection Tree
Selection Guide
Orientation
AD536A - Integrated Circuit, True RMS-to-DC Converter
AD636 – Low Level, True RMS-to-DC Converter
AD637 - High Precision, Wideband RMS-to-DC Converter
AD736 – Low Cost, Low Power, True RMS-to-DC Converter
AD737 - Low Cost, Low Power, True RMS-to-DC Converter
Mass Storage Components – Section 5
Selection Guide
Orientation 5–
AD880 - Optical Disk Servo/Data Channel Processing Element
AD890 - Precision, Wideband Channel Processing Element
AD891 – Rigid Disk Data Channel Qualifier
AD891A – 50 Mb/s Rigid Disk Data Qualifier 5–1
AD892E/AD892T – 30 Mb/s Peak Detectors
AD896 – Fully Programmable Filter 5–15
AD897 – 40 Mb/s Fully Integrated Disk Drive Read Channel 5–27
AD899 – 32 Mb/s Read Channel Electronics
22 Mario Acad Chamber Dicettonics

Table of Contents

Page
ATE Components - Section 6
Selection Guide
Orientation
AD1315 - High Speed Active Load with Inhibit Mode
AD1317 - Ultrahigh Speed Window Comparator with Latch
AD1320 – High Voltage Pin Driver with Inhibit Mode
AD1321 – High Speed Pin Driver with Inhibit Mode
AD1324 – Ultrahigh Speed Pin Driver with Inhibit Mode
AD9500 – Digitally Programmable Delay Generator
AD9501 - Digitally Programmable Delay Generator
AD9505 - Digitally Programmable Pulse Edge Delay Vernier
Tably Programmatic Function of the Edge Delay Vermer Tably Programmatic Function of t
Special Function Components - Section 7
Selection Guide
Orientation
AD639 – Universal Trigonometric Function Converter
AD720 – RGB to NTSC Encoder
AD730 - Programmable Clock Generator
AD800/AD802 - Clock Recovery and Data Retiming Phase-Locked Loop
AD805 - Clock Recovery and Data Retiming Phase-Locked Loop with Flat Jitter Response
ADXL50 - Monolithic Accelerometer with Signal Conditioning
PKD-01 – Monolithic Peak Detector with Reset-and-Hold Mode
RMS-to-DC Converters - Section 4
Matched Transistors – Section 8 8-1
Selection Guide
Orientation
MAT-01 - Matched Monolithic Dual Transistor
MAT-02 - Low Noise, Matched Dual Monolithic Transistor
MAT-03 – Low Noise, Matched Dual PNP Transistor
MAT-04 – Matched Monolithic Quad Transistor
Temperature Sensors – Section 9
Selection Guide
Orientation
AC2626 - General Purpose Temperature Probe
AD590 - Two-Terminal IC Temperature Transducer
AD592 - Low Cost, Precision IC Temperature Transducer
TMP-01 – Low Power, Programmable Temperature Controller

Pag
Signal Conditioning Components – Section 10
Selection Tree
Selection Guide
Orientation
AC1226 - Micropower Thermocouple Cold Junction Compensator
AD594/AD595 - Monolithic Thermocouple Amplifiers with Cold Junction Compensation
AD596/AD597 - Thermocouple Conditioners and Set-Point Controllers
AD598 – LVDT Signal Conditioner
AD693 – Loop Powered, 4–20 mA Sensor Transmitter
AD694 – 4–20 mA Transmitter
1B21 - Isolated, Loop-Powered Voltage-to-Current Converter
1B22 - Programmable, Isolated Voltage-to-Current Converter
1B31 – Wide Bandwidth Strain Gage Signal Conditioner
1B32 – Bridge Transducer Signal Conditioner
1B41 – Isolated RTD Signal Conditioner
1B51 – Isolated mV/Thermocouple Signal Conditioner
2B20 - High Performance, 4-20 mA Output Voltage-to-Current Converter
2B22 - High Performance, Isolated Voltage-to-Current Converter
2B23 - Programmable Output, Isolated Voltage-to-Current Converter
2B30/2B31 - High Performance, Economy Strain Gage/RTD Conditioners
2B50 – Isolated Thermocouple Signal Conditioner
2B54/2B55 - Four-Channel, Isolated Thermocouple/mV Conditioners
7B Series – Low Cost, Modular Process Control Signal Conditioners
Automotive Components – Section 11
Selection Tree
Selection Guide
Orientation
AD22001 – 5-Channel Monolithic Comparator for Lamp Monitoring
AD22002 – 9-Channel Monolithic Lamp Monitor
AD22030 - Monolithic, Dual Input Knock Sensor Interface Circuit
AD22050 - Single Supply Sensor Interface Circuit
AD22055 - Single Supply Bridge Transducer Amplifier
AD22100 - Monolithic Temperature Sensor with Signal Conditioning
AD22150 - Monolithic Hall Effect Sensor with Signal Conditioning
AD22180 – Automotive Battery Monitor Circuit
AD22181 – Alternator Control Circuit
ADXL02 – Monolithic ±2 g Accelerometer with Signal Conditioning
ADXL50 - Monolithic Accelerometer with Signal Conditioning

	Page
Digital Signal Processing Products - Section 12	12–1
Mixed-Signal Application Specific ICs – Section 13	13–1
Power Supplies - Section 14 Thermoether Angliffers with Company Compan	
Package Information - Section 15 Package Information - Section 15	
Appendix – Section 16 Ordering Guide Product Families Still Available Substitution Guide for Product Families No Longer Available Technical Publications Worldwide Sales Directory	16–1 16–2 16–5 16–8
Product Index — Section 17 Fight Performance, 1-25 are Voltage to Current Converter Programmable Output, Isoland Voltage to Current Converter B31 — High Performance, Economy Stain GageRTD Conditioners Isoland Thermocouple Stain GageRTD Conditioner Isoland Thermocouple Stain Conditioner	- 1281 - 71 000 - 2822 - 2830 - 2830 - 2830 - 2834 2834 2834 2834
11-1 11-1	


2

Analog Multipliers/Dividers Contents

Pa	ge
Selection Tree	
Selection Guide	
Orientation	-4
AD532 - Internally Trimmed Integrated Circuit Multiplier	-9
AD534 - Internally Trimmed Precision IC Multiplier	15
AD538 - Real-Time Analog Computational Unit (ACU)	23
AD539 - Wideband Dual-Channel Linear Multiplier/Divider	
AD630 - Balanced Modulator/Demodulator	35
AD632 - Internally Trimmed Precision IC Multiplier	43
AD633 - Low Cost Analog Multiplier	
AD734 – 10 MHz, 4-Quadrant Multiplier/Divider	
AD834 – 500 MHz Four-Quadrant Multiplier	67



Selection Tree Analog Multipliers/Dividers



ANALOG MULTIPLIERS/DIVIDERS 2-3

Selection Guides Analog Multipliers/Dividers

Multipliers/Dividers

Mult/Div
Irant Mult/Div
ent for AD534
ier
AD532
t/Div
ntiator
1

Modulator/Demodulator

	Unity Gain			Output				
	BW		Slew Rate	Voltage	Package	Temp		2 E E E E E E E E E E E E E E
Model	MHz ¹	Gain	V/µs	Swing	Options ²	Range ³	Page	Comments
AD630	2	±1, ±2	45	±10 V min	1, 2, 4	C, I, M	2-35	Balanced Modulator/Demodulator with 10 V FS Output

¹Unity gain small signal bandwidth.

²Package Options: 1 = Hermetic DIP, Ceramic or Metal; 2 = Plastic or Epoxy Sealed DIP; 3 = Cerdip; 4 = Ceramic Leadless Chip Carrier; 5 = Plastic Leaded Chip Carrier; 6 = Small Outline "SOIC" Package: 7 = Hermetic Metal Can; 8 = Hermetic Metal Can; 8 = Hermetic Metal Can; 8 = Ceramic Flatpack; 10 = Plastic Quad Flatpack; 11 = Single-in-Line "SIP" Package; 12 = Ceramic Leaded Chip Carrier; 13 = Nonhermetic Cera Glass DIP; 14 = J-Leaded Ceramic Package; 15 = Ceramic Pin Grid Array; 16 = TO-92; 17 = Plastic Pin Grid Array.

³Temperature Ranges: C = Commercial, 9°C to +70°C; I = Industrial, -40°C to +85°C (Some older products -25°C to +85°C); M = Military, -55°C to +125°C.

Boldface Type: Product recommended for new design.

*New product.

Orientation Analog Multipliers/Dividers

The devices catalogued in this section are high-performance ICs that accept analog voltages and multiply, divide, square and/or square-root them, depending on device properties and connections. Other multiplying devices available from Analog Devices include digital multipliers (DSP data sheets available) and multiplying D/A converters (Data Converter Reference Manual).

Multiplication: For two inputs, V_x and V_y , a multiplier will provide the output, $E_{out} = V_x V_y / E_{ref}$, where E_{ref} is a dimensional constant, usually of 10V nominal value. If $E_{ref} = 10V$, $E_{out} = 10V$ when V_x and V_y are 10V. Multipliers are used for modulation and demodulation, fixed and variable remote gain adjustment, power measurement and mathematical operations in analog computing, curve fitting and linearizing.

If the inputs may be of either positive or negative polarity and the output polarity is in a correct relationship for multiplication, the device is called a "four-quadrant" multiplier, reflecting the four quadrants of the X-Y plane.

Squaring: If $V_x = V_y = V_{in}$, a multiplier's output will be V_{in}^2/E_{ref} . A four-quadrant multiplier, used as a squarer, will have an output that is positive whether V_{in} is positive or negative. Squarers are useful in frequency doubling, power measurement of constant loads and mathematical operations.

Division: For a numerator input, V_z , and a denominator input, V_x , an analog divider will provide the output, $E_{out} = E_{ref}(V_z/V_x)$. If $E_{ref} = 10V$, E_{out} will be 10V or less for $V_z \leq V_x$. V_x is of a single polarity and will not provide meaningful results if it approaches zero too closely. If V_z may be of either positive or negative polarity, the device is described as a "two-quadrant" divider, and the output will reflect the polarity of V_z . Analog dividers are used to compute ratios—such as efficiency, attenuation, or gain; they are also used for fixed and variable remote gain adjustment, ratiometric measurements and for mathematical operations in analog computing.

Square Rooting: For a numerator input, V_{in} , and a denominator input, E_o (the output fed back to the denominator input), the output of a divider is $E_o = E_{ref}(V_{in}/E_o)$; hence $E_o = \sqrt{E_{ref}V_{in}}$. A square rooter works in one quadrant; some devices require external diode circuitry to prevent latchup if the input polarity changes, even momentarily. Square roots are used in vector and rms computation, to linearize flowmeters, and for mathematical operations in analog computing.


CHOOSING A MULTIPLIER, DIVIDER, ETC.

A number of devices are listed here, differing in internal architecture, external functional configuration and performance specifications. Most have essentially fixed references; the AD538 is a multifunction device that performs the one-quadrant operation, $E_o = V_z (V_y / V_x)^m$, where m is an exponent adjustable from 1/5 to 5.

Considerable information on these functions, the nature of devices to perform them and extensive discussions of their applications can be found in the *Nonlinear Circuits Handbook*. A wealth of information is also to be found in the data sheets for the individual

devices published in this section. In addition to the products listed here, a number of popular earlier products are still available; data sheets are available upon request.

Internal Architecture: All of the devices in this section rely on the logarithmic properties of silicon P-N junctions. An example of the translinear principle that they embrace can be seen in the circuitry of a "Gilbert cell," employed in various forms for analog multiplication. Its four-quadrant multiplying circuitry and performance are described in (1), with further references to the original sources. The input voltages are converted to currents; the currents are multiplied together and divided by a reference, and the net output current, I_xI_y/I_{ref} , is converted to voltage by feedback around the output amplifier. The feedback terminals are available as inputs for applications involving division.



Basic Four-Quadrant Variable-Transconductance Multiplier Circuit

AD538 Functional Block Diagram

In multifunction devices like the AD538, the feedback currents of the V_z and V_x input op amps are used to develop logarithmic voltages across transistor base-emitter junctions; these voltages are differenced to provide the logarithm of the ratio, V_z/V_x .

¹Nonlinear Circuits Handbook, D.H. Sheingold, ed., 1976, 536pp., \$5.95, Analog Devices, Inc., P.O. Box 9106, Norwood, MA 02062-9106

At the user's choice, this log ratio is either amplified (m>1), attenuated (m<1) or unchanged (m=1), then applied to a productantilog circuit which adds the logarithm of V_y , then takes the antilogarithm to produce the output equation,

$$V_{OUT} = V_y \left\{ \frac{V_z}{V_x} \right\}^m$$

Wideband Multipliers have bandwidths greatly exceeding 1MHz. The output is generally in the form of current, for maximum bandwidth (current-to-voltage conversion tends to reduce bandwidth and is unnecessary in many applications). The user can choose an appropriate external amplifier - or other circuitry - to meet the needs of the application. The AD734 is a fourquadrant multiplier/divider with a 10 MHz full power bandwidth and 0.15% satic accuracy specifications. The AD539 is a dual multiplier/divider with two independent two-quadrant signal channels (inputs Y1 and Y2) and a common X-input, which provides linear control of gain for both channels. Signal bandwidth is 30MHz and control bandwidth is 5MHz. The AD834 is a four-quadrant multiplier with 500MHz large-signal bandwidth and 0.5% static-accuracy specifications. It has differential X and Y inputs and differential open-collector current output. For 1-volt inputs, its differential output current is $\pm 4mA$.

External Functional Configuration: Most of the devices listed here can be used for multiplication, division, squaring and/or square-rooting (MDSSR), by the appropriate connection of external jumpers. Performance of pretrimmed devices is optimized in specified modes of operation. The data sheets show how devices are connected for the various modes of operation; where appropriate, the suggested trim circuits and procedures for optimizing performance are provided.


Technologies: The devices described in these two volumes are monolithic integrated circuits. For any application, the user will evaluate a device on the basis of its performance in the desired mode(s). The pretrimmed ICs use laser trimming of thin-film-on-silicon chips at the wafer stage and buried-Zener reference circuitry, as well as thermally balanced input stages and "core" circuitry, for overall maximum errors as low as 0.15%, and high linearities.

Performance: Multiplier performance, specifications and test circuitry are described in great detail in the Nonlinear Circuits Handbook. Here is a brief digest of the factors relating to low-frequency performance.

An ideal multiplier has an output which is the product of two input variables, X and Y, divided by the 10V scaling voltage. However, the practical multiplier is subject to various offset errors and nonlinearities which must be accounted for in its application. This discussion is intended to assist the designer in understanding and interpreting multiplier and divider specifications and obtaining insight into device performance.

In practical (see the simplified single-ended multiplier in the figure), a multiplier may be considered as having two parts, one (M) contains the input circuitry and the multiplying cell; the other is a gain-conditioning op amp, A.

Also summed at the op-amp input is the feedback variable, Z. In multiplication, Z is connected to the output circuit. In division, Z and X are the inputs, and Y is connected to the output. The



Functional Block Diagram of Typical Multiplier/Divider

figure shows a model with 10-volt scale factor used for considering errors. X_o and Y_o are input offset voltages, Z_o is the offset-referred-to-the-input of the output amplifier, and f(X', Y') is the nonlinearity, viewed as the departure from the ideal multiplication, X'Y'. The output equation, including the errors is of the form

$$E_o = \frac{XY}{10B} \pm \left[\begin{array}{ccc} \frac{X_oY}{10B} & \pm & \frac{XY_o}{10B} & \pm & Z_o & + & f(X,Y) \end{array} \right]$$

$$\begin{array}{cccc} & & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & \\ & & & \\ & \\ & & \\ & & \\ & \\ & \\ & & \\$$

The errors are included in the bracketed term, except for gain error, which is the departure of "B", the gain-error term, from its nominal value of unity. The effects of input offsets (called "linear feedthrough") can be set to zero by adding external input biases, the output offset can be set to zero by biasing the output amplifier, and the gain can be externally calibrated by adjusting the reference or the feedback resistance. The remaining departure from the ideal output for any combination of input values is the irreducible *linearity error*, or *nonlinearity*, a function of X and Y that differs from device to device and, with temperature, within a given device. The component of nonlinearity for X=0 is called "Y feedthrough" and for Y=0, it is called "X feedthrough".

The "total error" specification includes the effects of all these errors. Although a guide to performance, it may produce an excessively conservative design in some applications. For example, output offset is not important if the output is to be capacitively coupled or the initial offset is nulled. Gain error is not important if system gain is to be adjusted elsewhere in the system or if gain is not a critical factor in system performance. If frequent calibration of offset and scale-factor errors is available (e.g., in a "smart" instrument, via software) nonlinearity becomes the limiting parameter. In such cases, improvements in predicted error can be achieved by using the approximate linearity equation:

$$f(X,Y) \cong |V_x|\epsilon_x + |V_v|\epsilon_v$$

where ε_x and ε_y are the specified fractional linearity errors (%/100) and V_x and V_Y are the input signals.

When multipliers are fed back for use in division applications, it is important to recognize that maximum multiplication errors are increased approximately in proportion to the inverse of the denominator voltage $(10V/V_x)$, and bandwidth is decreased in proportion to denominator voltage. Pretrimmed multipliers used in such applications, with wide dynamic range of X (i.e., >10:1), will always benefit greatly by the trimming of offsets, especially Z_0 (affects offsets) and X_0 (affects gain), for small values of X.

DEFINITIONS OF SPECIFICATIONS*

Accuracy is defined in terms of total error of the multiplier at room temperature and constant nominal supply voltage. Total error includes the sum of the effects of input and output dc offsets, nonlinearity, and feedthrough. Temperature dependence and supply-voltage effects are specified separately.

Scale Factor: The scale-factor error (or gain error) is the difference between the average scale factor and the ideal scale factor (e.g., $(10V)^{-1}$). It is expressed in percent of the output signal. Temperature dependence is specified.

Output Offset refers to the offset voltage at the output-amplifier stage. This offset is usually minimized at manufacture and can be trimmed where high accuracy is desired. Output offset vs. temperature is also specified.

Linearity Error or Nonlinearity is the maximum difference between actual and "best-straight-line" theoretical output, for all pairs of input values, expressed as a percentage of full scale, with all other de errors nulled. It is the irreducible minimum error. It is usually expressed in terms of X and Y nonlinearity, with the named input swinging over its full-scale range and the other input at (\pm) 10V. Y nonlinearity is considerably less than X nonlinearity in simple "Gilbert-cell" multipliers. This specification includes nonlinear feedthrough.

X or Y Feedthrough is the signal at the output for any value of X or Y input in the rated range, when the other input is zero. It has two components, a linear one, corresponding to an *input* offset at the zero input, which can be trimmed out (but can drift

and has a temperature specification), and a nonlinear one, which is irreducible. Feedthrough is usually specified at one frequency (50Hz) for a 20V p-p sine wave input. It increases with frequency, and plots of typical feedthrough vs. frequency are provided on multiplier data sheets.

Noise is specified and measured with both inputs at zero signal and zero impedance (i.e., shorted). For low-frequency applications, filtering the output of the mulitplier may improve small-signal resolution significantly.

Dynamic Parameters include: small-signal bandwidth, full-power response, slew(ing) rate, small-signal amplitude error and settling time.

Small-Signal Bandwidth is the frequency at which the output is down 3dB from its low-frequency value (i.e., by about 30%) for a nominal output amplitude of 10% of full scale.


Full-Power Response is the maximum frequency at which the multiplier can produce the full-scale voltage into its rated load without noticeable distortion.

Slew(ing) Rate $(V/\mu s)$ is the maximum rate of change of output voltage for the product of a full-scale dc voltage and a full-scale step input.

Small-Signal Amplitude Error is defined in relation to the frequency at which the amplitude response, or scale-factor, is in error by 1%, measured with a small (10% of full-scale) signal.

Settling Time, for the product of a ± 10 V step and 10V dc, is the total length of time the output takes to respond to an input change and stay within some specified error band of its final value. Settling time cannot be accurately predicted from any other dynamic specifications; it is specified in terms of a prescribed measurement.

Vector Error is the most sensitive measure of dynamic error. It is usually specified in terms of the frequency at which a phase error of 0.01 radians (0.57°) occurs.




^{*}These are general definitions. Further definitions are provided as footnotes to the Specifications tables; they should be read carefully.

MODULATORS/DEMODULATORS


AD630 Balanced Modulator/Demodulator

The AD630 is a fast, flexible, switched dual-input op amp with an on-chip comparator. Intended for wideband, low-level, and wide-dynamic-range instrumentation applications and coherent systems, it is capable of such analog signal-processing functions as balanced modulator, balanced demodulator, absolute-value amplifier, phase detector, square-wave multiplier and two-channel precision multiplexer. It can be used as a lock-in amplifier, synchronous detector, rectifier, dual-mode circuit, and much more. Essentially a complete device with on-chip scaling resistors, it can be used for these functions with little or no additional circuitry.



As a lock-in amplifier, it can recover a 0.1-Hz sine wave, transmitted as a modulation on a 400-Hz carrier, from a band-limited, clipped white-noise signal approximately 100,000 times larger - a dynamic range greater than 100dB.

It consists of a frequency-compensated op-amp-output stage, with two identical switched differential front ends (A and B), a differential comparator that controls the switching and a set of jumper-programmable matched precision resistors - trimmed to produce closed-loop gain accuracies to $\pm 0.015\%$ and gain match (between channels) to $\pm 0.03\%$. When the net input to the comparator is positive, front-end A will be selected; when the comparator input is negative, front-end B is selected. A status output indicates the state of the comparator.







Internally Trimmed Integrated Circuit Multiplier

FEATURES

Pretrimmed to ±1.0% (AD532K) No External Components Required Guaranteed ±1.0% max 4-Quadrant Error (AD532K)

Diff Inputs for $(X_1-X_2)(Y_1-Y_2)/10V$ **Transfer Function** Monolithic Construction, Low Cost

APPLICATIONS

Multiplication, Division, Squaring, Square Rooting Algebraic Computation **Power Measurements** Instrumentation Applications Available in Chip Form

PRODUCT DESCRIPTION

The AD532 is the first pretrimmed single chip monolithic multiplier/divider. It guarantees a maximum multiplying error of ±1.0% and a ±10V output voltage without the need for any external trimming resistors or output op amp. Because the AD532 is internally trimmed, its simplicity of use provides design engineers with an attractive alternative to modular multipliers, and its monolithic construction provides significant advantages in size, reliability and economy. Further, the AD532 can be used as a direct replacement for other IC multipliers that require external trim networks (such as the AD530).

FLEXIBILITY OF OPERATION

The AD532 multiplies in four quadrants with a transfer function of (X1-X2)(Y1-Y2)/10V, divides in two quadrants with a 10VZ/(X1-X2) transfer function, and square roots in one quadrant with a transfer function of $\pm \sqrt{10VZ}$. In addition to these basic functions, the differential X and Y inputs provide significant operating flexibility both for algebraic computation and transducer instrumentation applications. Transfer functions, such as XY/10V, (X2-Y2)/10V, ±X2/ 10V, and 10VZ/(X1-X2) are easily attained, and are extremely useful in many modulation and function generation applications, as well as in trigonometric calculations for airborne navigation and guidance applications, where the monolithic construction and small size of the AD532 offer considerable system advantages. In addition, the high CMRR (75dB) of the differential inputs makes the AD532 especially well qualified for instrumentation applications, as it can provide an output signal that is the product of two transducergenerated input signals.

Z 1 OUTPUT 2 13 Y₁ 10 -V_s 3 12 Y₂ AD532 TOP VIEW AD532 NC 4 11 Vos NC 5 10 GND 9 X₂ NC 6 X, 7 8 NC OUT Z NC +V_s Y₁ 3 2 1 20 19 -Vs 4 18 Y₂

AD532

TOP VIEW

10 11 12 13 NC X1 NC NC X2

NC ARE NO CONNECT PINS

17 NC

16 Vos

NC 5

NC 6

NC 7 NC 8

PIN CONFIGURATIONS

GUARANTEED PERFORMANCE OVER TEMPERATURE The AD532J and AD532K are specified for maximum multiplying errors of ±2% and ±1% of full scale, respectively at +25°C, and are rated for operation from 0 to +70°C. The AD532S has a maximum multiplying error of ±1% of full scale at +25°C; it is also 100% tested to guarantee a maximum error of ±4% at the extended operating temperature limits of -55°C and +125°C. All devices are available in either the hermetically-sealed TO-100 metal can, TO-116 ceramic DIP or LCC packages. J, K and S grade chips are also available.

ADVANTAGES OF ON-THE-CHIP TRIMMING OF THE MONOLITHIC AD532

- 1. True ratiometric trim for improved power supply
- Reduced power requirements since no networks across supplies are required.
- More reliable since standard monolithic assembly techniques can be used rather than more complex hybrid approaches.
- High impedance X and Y inputs with negligible circuit loading.
- Differential X and Y inputs for noise rejection and additional computational flexibility.


MULTIPLIER PERFORMANCE	PROPERTY.		STATE OF		Though sexual	BAPTA B ID	STATE SELECTION
	X_2) $(Y_1 - Y_2)$	$(X_1 - X_2)(Y_1$	- Y ₂)	(X ₁ -	X ₂)(Y ₁ -	Y ₂)	
	10V	10V			10V		
Total Error $(-10V \le X, Y \le +10V)$	±1.5 ±2.0	±0.7	±1.0		± 0.5	±1.0	%
$T_A = \min to max$	± 2.5	±1.5				±4.0	%
Total Error vs Temperature	±0.04	±0.03		ALC: NO.	± 0.01	±0.04	%/°C
Supply Rejection ($\pm 15V \pm 10\%$)	±0.05	± 0.05		and the relation	± 0.05		%/%
Nonlinearity, $X (X = 20V \text{ pk-pk}, Y = 10V)$	±0.8	±0.5			±0.5	Cl someone	%
Nonlinearity, $Y (Y = 20V \text{ pk-pk}, X = 10V)$	±0.3	±0.2		1000	±0.2	MALE STATISTICAL	%
Feedthrough, X (Y Nulled,		N. Comments				ATT-D XBUS	KULF X DOSTIN
X = 20V pk-pk 50Hz	50 200	30	100		30	100	mV
Feedthrough, Y (X Nulled,		Q sve		Verv		Y) (cX-1	impute for ()
Y = 20V pk-pk 50Hz	30 150	25	80		25	80	mV
Feedthrough vs. Temp.	2.0	1.0					mV p-p/°C
Feedthrough vs. Power Supply	±0.25	±0.25			±0.25		mV/%
	10.25	7 20.23			_0.25		CHOTTACIL
DYNAMICS					anima.		(C. woltesile)
Small Signal BW (V _{OUT} = 0.1 rms)	1	1					MHz
1% Amplitude Error	75	75		Balled F.	75		kHz
Slew Rate (V _{OUT} 20 pk-pk)	45	45			45		V/µs
Settling Time (to 2%, $\Delta V_{OUT} = 20V$)	1	1			1		μs
NOISE	A					noiteoilan	A noisementu
Wideband Noise f = 5Hz to 10kHz	0.6	0.6			0.6		mV (rms)
f = 5Hz to $5MHz$	3.0	3.0			3.0		mV (rms)
OUTDUT	8.365						
		±10 ±13		+ 10	. 12		v
	(±13)	± 10 ± 13		± 10	±13		
Output Impedance (f≤1kHz)	1, 014	1	. 20		1	. 20	Ω
Output Offset Voltage	±40	0.7	±30	100		±30	mV
Output Offset Voltage vs. Temp.	0.7	0.7 ±2.5		agle chip	1.20	2.0	mV/°C
Output Offset Voltage vs. Supply	± 2.5	± 2.3	and of other	3000000	± 2.5		mV/%
INPUT AMPLIFIERS (X, Y and Z)		5.6		Serior associate			Nes 200 14 3
Signal Voltage Range (Diff. or CM				1			the factors of
Operating Diff)	±10	±10		The second second			TOV ISSTERS V
CMRR 40	LANTEED PER	50		50			dB
Input Bias Current		a off		Dermaniye			engineers wit
		1.5	4	no noitsu	1.5	oi4:ilonos	μΑ
X, Y Inputs X, Y Inputs T _{min} to T _{max}	10	Buyla 8	money, Po	ity and ec	8		μΑ
Z Input	±10	± 5			±5	±15	μΑ
Z Input T _{min} to T _{max}	11 ± 30 111 4 28/1 24	±25		piscement	±25		μA
Offset Current		±0.1	(such as th	advownan	±0.1		μΑ
Differential Resistance		10			10		MΩ .((
DIVIDER PERFORMANCE		1782-			-646	PERATE	40 YTLINI
				Arten and			2532 multipl
Transfer Function (X ₁ >X ₂) 10V 2	$\mathbb{Z}/(\mathbf{X}_1 - \mathbf{X}_2)$	10V Z/(X ₁ - X			$/(\mathbf{X}_1 - \mathbf{X}_1)$	2)	rediminent we ex
Total Error Wa colla sua aquas shara 2 bns		D.I 10 8781		DI SDIMAID			2X-1X)10 3
$(V_X = -10V, -10V \le V_Z \le +10V)$	±2			ion, and i	±1		%
$(V_X = -1V, -10V \le V_Z \le +10V)$	±4) REDATIVA	YCLA ±3-1		1 y 2 30 s	±3		% 10 10 10
(VX1V, -10V=VZ=+10V)		2 250 Odes	and Y bite	K Inidams	he diff	nections, t	these basic fi
0.0000000000000000000000000000000000000	REMORDING.	100000000000000000000000000000000000000					and the last terminal
SQUARE PERFORMANCE (X, -	X ₂)2 moint sure	$(X_1 - X_2)^2$		(X, -	X2)2		
SQUARE PERFORMANCE Transfer Function (X ₁ -	4	$\frac{(X_1 - X_2)^2}{10V}$		(X ₁ -		peraring fi	e significant o
$\begin{array}{c} \text{QUARE PERFORMANCE} \\ \text{Transfer Function} & \frac{(X_1 - 10^{-1})^2}{10^{-1}} \end{array}$	rejection.	10V		10V	Strouts	nsda cer in	
QUARE PERFORMANCE Transfer Function (X ₁ - 10) Total Error	rejection.	10V	encisside 10V,±X ²	s noise 10V	± 0.4	ni isouben uch sa XV	% ATOME
QUARE PERFORMANCE (X1 - 10) Transfer Function ————————————————————————————————————	±0.8	10V ± 0.4	oplications (10V, £X ² nd are ex-	VOI RION S (X2-Y2) trained, s	±0.4	nsducer in uch is XV $-(C_2)$ are	XXXX01 Pu *** Calculate wat fore tropies
QUARE PERFORMANCE Transfer Function Total Error QUARE-ROOTER PERFORMANCE Transfer Function	$\frac{1}{\sqrt{10VZ}}$	$ \begin{array}{c} \hline 10V \\ \pm 0.4 \end{array} $	estoderallyd Systymatic Systymatic VZ	VOI rion a (X2-Y2) arramed, n	± 0.4 $-\sqrt{10}$	ni tsouhen YX ea dou SII (gX- VZ hom ye	ent lons nonte **Congret to ANA VOI be seen a language
QUARE PERFORMANCE Transfer Function (X ₁ - 10') Total Error QUARE-ROOTER PERFORMANCE	$\frac{1}{\sqrt{10VZ}}$	10V ± 0.4	oplications (10V, £X ² nd are ex-	VOI rion a (X2-Y2) arramed, n	± 0.4 $-\sqrt{10}$	nsducer in uch is XV $-(C_2)$ are	XXXX01 Pu *** Calculate wat fore tropies
QUARE PERFORMANCE Transfer Function $\frac{(X_1 - 10^{10})^2}{10^{10}}$ Total Error SQUARE-ROOTER PERFORMANCE Transfer Function Total Error $(0V \le V_Z \le 10V)$	$\frac{1}{\sqrt{10VZ}}$	$ \begin{array}{c} \hline 10V \\ \pm 0.4 \end{array} $	estoderallyd Systymatic Systymatic VZ	VOI mon s (X 2 - Y2) strained, s of function ne calcula	± 0.4 $-\sqrt{10^{3}}$ ± 1.0	ni tsouhen YX ea dou SII (gX- VZ hom ye	ent lons nonte **Congret to ANA VOI be seen a language
QUARE PERFORMANCE Transfer Function Total Error GOUARE-ROOTER PERFORMANCE Transfer Function Total Error $(0V \le V_Z \le 10V)$ POWER SUPPLY SPECIFICATIONS	$ \begin{array}{c} \hline \hline $	10V ±0.4 -\sqrt{10} ±1.0	enone alqo Ext. Vorv 	VOLUMON S (N2-Y2) strained, n of function nic calcula- dications.	± 0.4 $-\sqrt{10^{3}}$ ± 1.0	M too aben YX es too XX VX Loon ye Cogist at the	%
QUARE PERFORMANCE Transfer Function $\frac{(X_1 - 10^{10})^2}{10^{10}}$ Total Error SQUARE-ROOTER PERFORMANCE Transfer Function Total Error $(0V \le V_Z \le 10V)$	$ \begin{array}{l} \hline \hline \hline \hline \hline \hline \hline \hline \hline $	10V ± 0.4 −√10 ± 1.0	opineations nd are ex- ricers for where the	VOLUMON S (X2-Y2) urained, n of function me calcula- dications, se of the d	± 0.4 $-\sqrt{10^{\circ}}$ ± 1.0	ni 130 ahen EK ez dou Sur (3K- VZ doon ye Ogint at es nabiug bei	%
$\begin{array}{c} \text{QUARE PERFORMANCE} \\ \text{Transfer Function} & \frac{(X_1 - \frac{1}{10})^2}{10^3} \\ \text{Total Error} \\ \text{QUARE-ROOTER PERFORMANCE} \\ \text{Transfer Function} \\ \text{Total Error} (0V \leq V_Z \leq 10V) \\ \text{POWER SUPPLY SPECIFICATIONS} \\ \text{Supply Voltage} \\ \text{Rated Performance} \end{array}$	$ \begin{array}{l} \hline \hline \hline \hline \hline \hline \hline \hline \hline $	10V ± 0.4 - √10 ± 1.0	optications of over the control of t	VOI mon a (X2 - Y2) trained, n to calcula- lications, to of the a ddirion, a	± 0.4 $-\sqrt{10^{\circ}}$ ± 1.0 ± 15	m toothen Y se dou Y	% %
$\begin{array}{c} \text{QUARE PERFORMANCE} \\ \text{Transfer Function} & \frac{(X_1 - \frac{1}{10})^2}{10^3} \\ \text{Total Error} & \text{QUARE-ROOTER PERFORMANCE} \\ \text{Transfer Function} & \text{Total Error} (0V \leq V_Z \leq 10V) \\ \text{POWER SUPPLY SPECIFICATIONS} \\ \text{Supply Voltage} & \text{Rated Performance} \end{array}$	$\frac{V}{V}$ ± 0.8 $-\sqrt{10VZ}$ ± 1.5 ± 15 ± 18	10V ± 0.4 −√10 ± 1.0	opineations nd are ex- ricers for where the	VOI mon a (X2 - Y2) trained, n to calcula- lications, to of the a ddirion, a	± 0.4 $-\sqrt{10^{\circ}}$ ± 1.0 ± 15	ni 130 ahen EK ez dou Sur (3K- VZ doon ye Ogint at es nabiug bei	%

Specifications subject to change without notice.

Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

Thermal Characteristics: H-10A: $\theta_{JC} = 25^{\circ}\text{C/W}$; $\theta_{JA} = 150^{\circ}\text{C/W}$ E-20A: $\theta_{JC} = 22^{\circ}\text{C/W}$; $\theta_{JA} = 85^{\circ}\text{C/W}$ D-14: $\theta_{JC} = 22^{\circ}\text{C/W}$; $\theta_{JA} = 85^{\circ}\text{C/W}$

Model	Temperature Range	Package Description	Package Option*	
AD532JD	0°C to +70°C	Side Brazed DIP	D-14	
AD532KD	0°C to +70°C	Side Brazed DIP	D-14	
AD532JH	0°C to +70°C	Header	H-10A	
AD532KH	0°C to +70°C	Header	H-10A	
AD532J Chip	0°C to +70°C	Chip		
AD532K Chip	0°C to +70°C	Chip		
AD532SD	-55°C to +125°C	Side Brazed DIP	D-14	
AD532SD/883B	-55°C to +125°C	Side Brazed DIP	D-14	
JM38510/13903BCA	-55°C to +125°C	Side Brazed DIP	D-14	
AD532SE	-55°C to +125°C	LCC	E-20A	
AD532SE/883B	-55°C to +125°C	LCC	E-20A	
AD532SH	-55°C to +125°C	Header	H-10A	
AD532SH/883B	-55°C to +125°C	Header	H-10A	
JM38510/13903BIA	-55°C to +125°C	Header	H-10A	
AD532S Chip	-55°C to +125°C	Chip		



CHIP DIMENSIONS AND BONDING DIAGRAM

FUNCTIONAL DESCRIPTION

The functional block diagram for the AD532 is shown in Figure 1, and the complete schematic in Figure 2. In the multiplying and squaring modes, Z is connected to the output to close the feedback around the output op amp. (In the divide mode, it is used as an input terminal.)

The X and Y inputs are fed to high impedance differential amplifiers featuring low distortion and good common mode rejection. The amplifier voltage offsets are actively laser trimmed to zero during production. The product of the two inputs is resolved in the multiplier cell using Gilbert's linearized transconductance technique. The cell is laser trimmed to obtain $V_{out} = (X_1 - X_2)(Y_1 - Y_2)/10$ volts. The built-in op amp is used to obtain low output impedance and make possible self-contained operation. The residual output voltage offset can be zeroed at Vos in critical applications . . . otherwise the Vos pin should be grounded.




Figure 1. Functional Block Diagram




Figure 2. AD532 Schematic Diagram

^{*}For outline information see Package Information section.

AD532 PERFORMANCE CHARACTERISTICS

Multiplication accuracy is defined in terms of total error at +25°C with the rated power supply. The value specified is in percent of full scale and includes X_{in} and Y_{in} nonlinearities, feedback and scale factor error. To this must be added such application-dependent error terms as power supply rejection, common mode rejection and temperature coefficients (although worst case error over temperature is specified for the AD532S). Total expected error is the rms sum of the individual components, since they are uncorrelated.

Accuracy in the divide mode is only a little more complex. To achieve division, the multiplier cell must be connected in the feedback of the output op amp as shown in Figure 13. In this configuration, the multiplier cell varies the closed loop gain of the op amp in an inverse relationship to the denominator voltage. Thus, as the denominator is reduced, output offset, bandwidth and other multiplier cell errors are adversely affected. The divide error and drift are then $\epsilon_{\rm m} \cdot 10{\rm V/X_1-X_2})$ where $\epsilon_{\rm m}$ represents multiplier full scale error and drift, and $({\rm X_1-X_2})$ is the absolute value of the denominator.

NONLINEARITY

Nonlinearity is easily measured in percent harmonic distortion. The curves of Figures 3 and 4 characterize output distortion as a function of input signal level and frequency respectively, with one input held at plus or minus 10V dc. In Figure 4 the sine wave amplitude is 20V(p-p).




Figure 3. Percent Distortion vs. Input Signal




Figure 4. Percent Distortion vs. Frequency Commence State A. S. Sauge

AC FEEDTHROUGH

AC Feedthrough is a measure of the multiplier's zero suppression. With one input at zero, the multiplier output should be zero regardless of the signal applied to the other input. Feedthrough as a function of frequency for the AD532 is shown in Figure 5. It is measured for the condition $V_X=0$, $V_Y=20V(p-p)$ and $V_Y=0$, $V_X=20V(p-p)$ over the given frequency range. It consists primarily of the second harmonic and is measured in millivolts peak-to-peak.




Figure 5. Feedthrough vs. Frequency

COMMON MODE REJECTION mangain should famout and and

The AD532 features differential X and Y inputs to enhance its flexibility as a computational multiplier/divider. Common mode rejection for both inputs as a function of frequency is shown in Figure 6. It is measured with $X_1 = X_2 = 20V(p-p)$, $(Y_1-Y_2) = \pm 10V$ dc and $Y_1 = Y_2 = 20V(p-p)$, $(X_1-X_2) = \pm 10V$ dc.




Figure 6. CMRR vs. Frequency

DYNAMIC CHARACTERISTICS

The closed loop frequency response of the AD532 in the multiplier mode typically exhibits a 3dB bandwidth of 1MHz and rolls off at 6dB/octave thereafter. Response through all inputs is essentially the same as shown in Figure 7. In the divide mode, the closed loop frequency response is a function of the absolute value of the denominator voltage as shown in Figure 8.

Stable operation is maintained with capacitive loads to 1000pF in all modes, except the square root for which 50pF is a safe upper limit. Higher capacitive loads can be driven if a 100Ω resistor is connected in series with the output for isolation.




Figure 7. Frequency Response, Multiplying




Figure 8. Frequency Response, Dividing

POWER SUPPLY CONSIDERATIONS

Although the AD532 is tested and specified with ±15V dc supplies, it may be operated at any supply voltage from ±10V to ±18V for the J and K versions and ±10V to ±22V for the S version. The input and output signals must be reduced proportionately to prevent saturation, however, with supply voltages below ±15V, as shown in Figure 9. Since power supply sensitivity is not dependent on external null networks as in the AD530 and other conventionally nulled multipliers, the power supply rejection ratios are improved from 3 to 40 times in the AD532.




Figure 9. Signal Swing vs. Supply

NOISE CHARACTERISTICS

All AD532s are screened on a sampling basis to assure that output noise will have no appreciable effect on accuracy. Typical spot noise vs. frequency is shown in Figure 10.




Figure 10. Spot Noise vs. Frequency

APPLICATIONS CONSIDERATIONS

The performance and ease of use of the AD532 is achieved through the laser trimming of thin film resistors deposited directly on the monolithic chip. This trimming-on-the-chip technique provides a number of significant advantages in terms of cost, reliability and flexibility over conventional in-package trimming of off-the-chip resistors mounted or deposited on a hybrid substrate.

First and foremost, trimming on the chip eliminates the need for a hybrid substrate and the additional bonding wires that are required between the resistors and the multiplier chip. By trimming more appropriate resistors on the AD532 chip itself, the second input terminals that were once committed to external trimming networks (e.g., AD530) have been freed to allow fully differential operation at both the X and Y inputs. Further, the requirement for an input attenuator to adjust the gain at the Y input has been eliminated, letting the user take full advantage of the high input impedance properties of the input differential amplifiers. Thus, the AD532 offers greater flexibility for both algebraic computation and transducer instrumentation applications.

Finally, provision for fine trimming the output voltage offset has been included. This connection is optional, however, as the AD532 has been factory-trimmed for total performance as described in the listed specifications.

REPLACING OTHER IC MULTIPLIERS

Existing designs using IC multipliers that require external trimming networks (such as the AD530) can be simplified using the pin-for-pin replaceability of the AD532 by merely grounding the $\rm X_2, \, Y_2$ and $\rm V_{os}$ terminals. (The $\rm V_{os}$ terminal should always be grounded when unused.)

For operation as a multiplier, the AD532 should be connected as shown in Figure 11. The inputs can be fed differentially to the X and Y inputs, or single-ended by simply grounding the unused input. Connect the inputs according to the desired polarity in the output. The Z terminal is tied to the output to close the feedback loop around the op amp (see Figure 1). The offset adjust V_{OS} is optional and is adjusted when both inputs are zero volts to obtain zero out, or to buck out other system offsets.

APPLICATIONS

MULTIPLICATION




Figure 11. Multiplier Connection

The squaring circuit in Figure 12 is a simple variation of the multiplier. The differential input capability of the AD532 can be used, however, to obtain a positive or negative output response to the input....a useful feature for control applications, as it might eliminate the need for an additional inverter somewhere else.

SQUARE




Figure 12. Squarer Connection

The AD532 can be configured as a two-quadrant divider by connecting the multiplier cell in the feedback loop of the op amp and using the Z terminal as a signal input, as shown in Figure 13. It should be noted, however, that the output error is given approximately by $10V\epsilon_{\rm m}/(X_1-X_2)$, where $\epsilon_{\rm m}$ is the total error specification for the multiply mode; and bandwidth by $f_{\rm m}$ * $(X_1-X_2)/10V$, where $f_{\rm m}$ is the bandwidth of the multiplier. Further, to avoid positive feedback, the X input is restricted to negative values. Thus for single-ended negative inputs (0V to -10V), connect the input to X and the offset null to X_2 ; for single-ended positive inputs (0V to +10V), connect the input to X_2 and the offset null to X_1 . For optimum performance, gain (S.F.) and offset (X_0) adjustments are recommended as shown and explained in Table I.

DIVISION




Figure 13. Divider Connection

For practical reasons, the useful range in denominator input is approximately $500\text{mV} \le |(X_1 - X_2)| \le 10\text{V}$. The voltage offset adjust (V_{0s}) , if used, is trimmed with Z at zero and $(X_1 - X_2)$ at full scale.

TABLE I

ADJUST PROCEDURE (Divider or Square Rooter)

		DIVI	DER	SQUARE ROOTER				
	Wi	th:	Adjust for:	With:	Adjust for			
Adjust	X	Z	V _{out}	Z	Vout			
Scale Factor	-10V	+10V	-10V	+10V	-10V			
Xo (Offset)	-1V	+0.1V	-1V	+0.1V	-1V			

Repeat if required.

The connections for square root mode are shown in Figure 14. Similar to the divide mode, the multiplier cell is connected in the feedback of the op amp by connecting the output back to both the X and Y inputs. The diode D_1 is connected as shown to prevent latch-up as Z_{in} approaches 0 volts. In this case, the V_{OS} adjustment is made with $Z_{in} = +0.1 V \ dc$, adjusting V_{OS} to obtain $-1.0 V \ dc$ in the output, $V_{Out} = -\sqrt{10 VZ}$. For optimum performance, gain (S.F.) and offset (Xo) adjustments are recommended as shown and explained in Table I.

SQUARE ROOT




Figure 14. Square Rooter Connection

The differential input capability of the AD532 allows for the algebraic solution of several interesting functions, such as the difference of squares, $X^2-Y^2/10V$. As shown in Figure 15, the AD532 is configured in the square mode, with a simple unity gain inverter connected between one of the signal inputs (Y) and one of the inverting input terminals $(-Y_{in})$ of the multiplier. The inverter should use precision (0.1%) resistors or be otherwise trimmed for unity gain for best accuracy.

DIFFERENCE OF SQUARES




Figure 15. Differential of Squares Connection



Internally Trimmed Precision IC Multiplier

AD534

FEATURES

Pretrimmed to ±0.25% max 4-Quadrant Error (AD534L)
All Inputs (X, Y and Z) Differential, High Impedance for
[(X₁-X₂)(Y₁-Y₂)/10V] +Z₂ Transfer Function

Scale-Factor Adjustable to Provide up to X100 Gain Low Noise Design: 90µV rms, 10Hz-10kHz Low Cost, Monolithic Construction Excellent Long Term Stability

APPLICATIONS

High Quality Analog Signal Processing
Differential Ratio and Percentage Computations
Algebraic and Trigonometric Function Synthesis
Wideband, High-Crest rms-to-dc Conversion
Accurate Voltage Controlled Oscillators and Filters
Available in Chip Form

PRODUCT DESCRIPTION


The AD534 is a monolithic laser trimmed four-quadrant multiplier divider having accuracy specifications previously found only in expensive hybrid or modular products. A maximum multiplication error of ±0.25% is guaranteed for the AD534L without any external trimming. Excellent supply rejection, low temperature coefficients and long term stability of the on-chip thin film resistors and buried zener reference preserve accuracy even under adverse conditions of use. It is the first multiplier to offer fully differential, high impedance operation on all inputs, including the Z-input, a feature which greatly increases its flexibility and ease of use. The scale factor is pretrimmed to the standard value of 10.00V; by means of an external resistor, this can be reduced to values as low as 3V.

The wide spectrum of applications and the availability of several grades commend this multiplier as the first choice for all new designs. The AD534J (±1% max error), AD534K (±0.5% max) and AD534L (±0.25% max) are specified for operation over the 0 to +70°C temperature range. The AD534S (±1% max) and AD534T (±0.5% max) are specified over the extended temperature range, -55°C to +125°C. All grades are available in hermetically sealed TO-100 metal cans and TO-116 ceramic DIP packages. AD534J, K, S and T chips are also available.


PROVIDES GAIN WITH LOW NOISE

The AD534 is the first general purpose multiplier capable of providing gains up to X100, frequently eliminating the need for separate instrumentation amplifiers to precondition the inputs. The AD534 can be very effectively employed as a variable gain differential input amplifier with high common mode rejection. The gain option is available in all modes, and will be found to simplify the implementation of many function-fitting algorithms such as those used to generate sine and tan-

PIN CONFIGURATIONS



LCC (E-20A)
Package



gent. The utility of this feature is enhanced by the inherent low noise of the AD534: $90\mu V$, rms (depending on the gain), a factor of 10 lower than previous monolithic multipliers. Drift and feedthrough are also substantially reduced over earlier designs.

UNPRECEDENTED FLEXIBILITY

The precise calibration and differential Z-input provide a degree of flexibility found in no other currently available multiplier. Standard MDSSR functions (multiplication, division, squaring, square-rooting) are easily implemented while the restriction to particular input/output polarities imposed by earlier designs has been eliminated. Signals may be summed into the output, with or without gain and with either a positive or negative sense. Many new modes based on implicit-function synthesis have been made possible, usually requiring only external passive components. The output can be in the form of a current, if desired, facilitating such operations as integration.

MULTIPLIER PERFORMANCE	CIUUI I		9107500	LATE A RESERVED THE SECTION OF
Transfer Function	$\frac{(X_1 - X_2)(Y_1 - Y_2)}{10V} + Z_2$	$\frac{(X_1 - X_2)(Y_1 - Y_2)}{10V} + Z_2$	$\frac{(X_1 - X_2)(Y_1 - Y_2)}{10V} + Z_2$	
Total Error ¹ $(-10V \le X, Y \le +10V)$	±1.0	±0.5	±0.25	%
$T_A = \min \text{ to max}$	±1.5	±1.0	±0.25	76 %
Total Error vs Temperature	± 0.022	± 0.015	± 0.008	06/°C
Scale Factor Error	PBN COMPIC			FEATURES
(SF = 10.000V Nominal) ²	±0.25	±0.1	OGA) sor ±0.1ne sbee C-1	× % N = 5.0 ± 61 bummin3517
Temperature-Coefficient of Scaling Voltage	±0.02	±0.01	±0.005	%C ben Y Xl stuent liA
Supply Rejection (± 15V ± 1V)	± 0.01	± 0.01	± 0.003	%
Nonlinearity, X (X = 20V pk-pk, Y = 10V)	± 0.4	±0.2 ±0.3	±0.10 ±0.12	Scale-Factor Adjustible % P
Nonlinearity, $Y (Y = 20V \text{ pk-pk}, X = 10V)$	± 0.2	±0.1 ±0.1	±0.005 ±0.1	%
Feedthrough ³ , X (Y Nulled,	K		STARGE STREET	Low Noise Design: 90uV m
X = 20V pk-pk 50Hz) Feedthrough ³ , Y (X Nulled,	±0.3	±0.15 ±0.3	±0.05 ±0.12	Low Cost, West oligher C % st
Y = 20V pk-pk 50Hz)	±0.01	±0.01 ±0.1	±0.003 ±0.1	Excellent Long Term St.
Output Offset Voltage	±5 ±30	±2 ±15	±2 ±10	MV 2MOITAGLISSA
Output Offset Voltage Drift	200	100	100	μV/°C
DYNAMICS		39	genteubor	High Quality An alog Signer -
Small Signal BW, (V _{OUT} = 0.1 rms)	1 (0)	2 2 1	tage Computprions	MHz no ottaki istinotoffici
1% Amplitude Error (C _{LOAD} = 1000pF)	50	50	Function 5 08 thanks	Algebraic and TrigonoglAria
Slew Rate (V_{OUT} 20 pk-pk) Settling Time (to 1%, ΔV_{OUT} = 20V)	20	20 2	20 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	V/μs
VOISE	4	- 4	energy besit optimised	μs and the state of the state
Noise Spectral-Density SF = 10V	0.8	0.8	0.8	μV/VHz
$SF = 3V^4$	0.4	0.8	0.6	$\mu V/V Hz$ $\mu V/V Hz$
Wideband Noise f = 10Hz to 5MHz	n nn 1	1	1	mV/rms
f = 10Hz to $10kHz$	90	90	90	μV/rms
DUTPUT	SASES			
Output Voltage Swing	±11	±11 +133,4471, 32	±11 Paged background is	ic Al2554 is a mononchiqual
Output Impedance (f≤1kHz)	0.1	0.1	ecifications1,0 cviously	is divider having according is
Output Short Circuit Current $(R_L = 0, T_A = \min \text{ to max})$	30	30	kant A ataubord adult	nly in expensive hybrid or mi
Amplifier Open Loop Gain (f = 50Hz)	70	70 11670	A orbi tol 70 minerang si	ultiplication error of 10 dB %
NPUT AMPLIFIERS (X, Y and Z)5	42	WOL. RO	Excellent supply reject	thour any exceed transming
Signal Voltage Range (Diff. or CM	±10 68 34	±10 mino-mo	edit to vit±10 m mest un	mperature coefficients and in
Operating Diff.)	±12 (a sa	±12	±12	in film revisions and buried a
Offset Voltage X, Y Offset Voltage Drift X, Y	±5 ±20	±2 ±10 50	±2 ±10	mV μV/°C
Offset Voltage Z	±5 ±30	±2 ±15	±2 ±10	mV
Offset Voltage Drift Z	200	100	100	uV/°C
	60 80	70 90	70 90	dB
Bias Current	0.8 2.0	0.8 2.0	0.8 2.0 3.1	Hexilitity and case of Auc.
Offset Current Differential Resistance	0.1	0.1 10	0.05 0.2 10	the standard value of 1 Am OM
DIVIDER PERFORMANCE	n3 08 = 38	10	- A Company of the Co	r, this can be red aced to vale
	$10V \frac{(Z_2 - Z_1)}{Z_1} + Y_1$	(Z_2-Z_1)	(Z_2-Z_1)	ne wide secreton of applicat
Transfer Function (X ₁ >X ₂)	$10V \frac{(2 - 2)}{(X_1 - X_2)} + Y_1$	10V (X X.) + Y1	$10V \frac{(2 - 2)}{(X_1 - X_2)} + Y_1$	
Total Error ¹ (X = 10V, $-10V \le Z \le +10V$)	± 0.75	+0.35	± 0.2	the grades commend this are
$(X-1V, -1V \leq Z \leq +1V)$	± 2.0	3 to 32 of ±1.0	± 0.8	w designs. The AD5341 %
(0.1V≤X≤10V, -10V≤	(O lower than previous	nation factor of	ix) are specified for op-	and ADS34L (±0.25% m
Z≤10V)	erading ±2.5 ene dateout	±1.0	±0.8	%
QUARE PERFORMANCE	(Y Y.)2	(Y _ Y)2	orxidation of the contraction of	d ADS 14T (10.5% max) are
Transfer Function	$\frac{(X_1 - X_2)^2}{10V} + Z_2$	$\frac{(X_1 - X_2)^2}{10V} + Z_2$	$\frac{(X_1 - X_2)^2}{10V} + Z_2$	mperatore range, -55°C to +
Total Error (− 10V≤X≤10V)	±0.6	±0.3	6.6 P. GT 1±0.2 mm Imon	0% Of balase villaginaminal
QUARE-ROOTER PERFORMANCE	THE PROPERTY AND PROPERTY OF	The state of the s	lava oala mu zoudo T hi	IP packages, ADS 341, K. S a
Transfer Function $(Z_1 \le Z_2)$	$\sqrt{10V(Z_2 - Z_1)} + X_2$	$\sqrt{10V(Z_2 - Z_1)} + X_2$	$\sqrt{10V(Z_2-Z_1)}+X_2$	
	±1.0	±0.5	± 0.25	11% HTIW MAD 23GIVOS
Total Error¹ (1V≤Z≤10V)		971534110	ner and english supplement	Landson south and of his person of
Total Error' (1V ≤ Z ≤ 10V) OWER SUPPLY SPECIFICATIONS		1874-9874		
OWER SUPPLY SPECIFICATIONS Supply Voltage		A STATE OF THE STA	ont management storques	to some same and the first of
OWER SUPPLY SPECIFICATIONS Supply Voltage Rated Performance	outupe is bedrug or	noiteivest been	o garanti si yinoo	oviding gains up to X100
OWER SUPPLY SPECIFICATIONS Supply Voltage	±15 ±8 ±18	need resuretion	±15 ±8 ±18	oviding gains up to X100 _V for a separate instrumentation at

NOTES 1 Figures given are percent of full scale, $\pm 10V$ (i.e., 0.01% = 1mV). 2 May be reduced down to 3V using external resistor between $-V_S$ and SF. 3 Irreducible component due to nonlinearity: excludes effect of offsets. 4 Using external resistor adjusted to give SF = 3V. 3 See functional block diagram for definition of sections.

Specifications subject to change without notice.

Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

ANTSON IN INCOME.	Min	Тур	Max	Min	Тур	Max	Units	n in inches and for latest dimens
MULTIPLIER PERFORMANCE				7 otnes				
Transfer Function	(X ₁ -	10V	$\frac{(Y_2)}{(Y_2)} + Z_2$	(X ₁	- X ₂)(Y ₁ -	$\frac{\mathbf{Y}_2}{\mathbf{Z}_2} + \mathbf{Z}_2$		rosasa 7AN
Total Error ¹ $(-10V \le X, Y \le +10V)$	parte	13 00 1	±1.0	g mainn		±0.5	%	
T _A = min to max	12212			pV my		±1.0	%	
	ure Ras		±0.02	O ban		±0.01	%/°C	
Scale Factor Error							and hand of	
$(SF = 10.000V Nominal)^2$		±0.25		-	±0.1	- 1	%	
Temperature-Coefficient of	1	Sprann 3		70 1-1-				
Scaling Voltage	Similar	± 0.02		12.5 12.50	±0.01	±0.005	%/°C	
Supply Rejection ($\pm 15V \pm 1V$) Nonlinearity, X (X = 20V pk-pk, Y = 10V)		± 0.01 ± 0.4		ne serie	±0.01	±0.3	%	
Nonlinearity, Y (Y = 20V pk-pk, X = 10V)		± 0.2		1 9 9 9	± 0.1	±0.1	%	
Feedthrough ³ , X (Y Nulled,							SENT METERS	
X = 20V pk-pk 50Hz)		±0.3		Col. it	±0.15	±0.3	%	
Feedthrough ³ , Y(X Nulled,	EMANES			1				
Y = 20V pk-pk 50Hz)		± 0.01		13/19/	±0.01	±0.1	%	
Output Offset Voltage		±5	± 30 500		±2	±15	mV Vec	
Output Offset Voltage Drift	-		500			300	μV/°C	TO SERVICE OF THE SECOND
DYNAMICS		,			1	14	MHz	
Small Signal BW, (V _{OUT} = 0.1 rms) 1% Amplitude Error (C _{LOAD} = 1000pF)	ER.	1 50			50		kHz	
Slew Rate (V _{OUT} 20 pk-pk)		20			20		V/µs	
Settling Time (to 1%, $\Delta V_{OUT} = 20V$)		2			2		μs	
NOISE			3					
Noise Spectral-Density SF = 10V	13	0.8			0.8		μV/√Hz	
$SF = 3V^4$	3	0.4			0.4		$\mu V/\sqrt{Hz}$	
Wideband Noise f = 10Hz to 5MHz		1.0			1.0		mV/rms	
f = 10Hz to 10kHz	157	90	- 0	1	90		μV/rms	FT-CL and M.C.
OUTPUT	±11			±11			V	
Output Voltage Swing Output Impedance (f≤1kHz)	III	0.1		±11	0.1		Ω	
Output Short Circuit Current	11 30	0.1			0.1		**	
$(R_L = 0, T_A = min to max)$		30			30		mA	
Amplifier Open Loop Gain (f = 50Hz)		70	33	anuo-	70	SHU	dB	
INPUT AMPLIFIERS (X, Y and Z)5	-						-	
Signal Voltage Range (Diff. or CM	Packag	± 10		63		madma_t	V	
Operating Diff.) Offset Voltage X, Y	Option	±12 ±5	±20	Ba.	± 12 ± 2	±10	mV	
Offset Voltage Drift X, Y	13-14	100	Thansa Co	556	150	C = 01000	μV/°C	
Offset Voltage Z	1	±5	±30		±2	±15	mV	
Offset Voltage Drift Z	M-C		500	234		300	μV/°C	
CMRR	60	80		70	90		dB	
Bias Current	M-10A	0.8	2.0	bH.	0.8	2.0	μA	
Offset Current Differential Resistance	ADI-H	0.1		H	0.1		μA MΩ	
DIVIDER PERFORMANCE	801481	10	7501	122	10	T + 00 0°0	1477	ADSSALH
		$Z_2 - Z_1$		101	$(Z_2 - Z_1)$			
Transfer Function (X ₁ >X ₂)	10V	$\frac{\mathbf{Z}_2 - \mathbf{Z}_1}{\mathbf{X}_1 - \mathbf{X}_2}$	+ Y ₁	107	$\sqrt{\frac{(X_1-X_2)}{(X_1-X_2)}}$	Y		
Total Error ¹ (X = 10V, $-10V \le Z \le +10V$)		±0.75		150	± 0.35		%	
$(X = 1V, -1V \le Z \le +1V)$	- xx - 4x	±2.0		236	±1.0		1%	
$(0.1V \le X \le 10V, -10V \le$	\$1-G			pr2			515	
Z≤10V)	- M-G	± 2.5	Brazed E	1 388	±1.0	m 0,555-	%	ADSSATD
SQUARE PERFORMANCE	D-14	910		1810	+125°C		1 418	
Transfer Function	(X ₁ -		beama :	(X	$\frac{(-X_2)^2}{100} + Z$	013788-	DEBCA	
	NI-G	IUV	I beamti e	Sid	100	- 55 TC to	ADEI0	
Total Error (− 10V≤X≤10V)	A05 5	±0.6		5.1	± 0.3	3520,10	%	AD594SE
SQUARE-ROOTER PERFORMANCE Transfer Function $(Z_1 \le Z_2)$	3/103	$V(Z_2-Z_1)$	- V	DI VI	$0V(Z_2-Z_1)$	-55°C+12	8	
Total Error ¹ ($1V \le Z \le 10V$)	AAS-R	± 1.0) + A2	DI	± 0.5	O1	%	
POWER SUPPLY SPECIFICATIONS	R-20A			0.1	0,501+	-550030	1 355	ADSS4TERS
Supply Voltage	AGI-H			133				
Rated Performance	Acres No.	±15			± 15	73073	V	
Operating	±8		±22	±8		±22	V	
Supply Current Quiescent	AUI-H	4	6	521	4	6	mA	
Quickent	Table 1	-	0	HILL	77114	2000	IIIA SEC	ADSSAT HORK


Specifications shown in boldface are tested on all production units at final electri-cal test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

NOTES | Figures given are percent of full scale, \pm 10V (i.e., 0.01% = 1mV). | May be reduced down to 3V using external resistor between \pm Vs and SF. | Irreducible component due to nonlinearity: excludes effect of offsets. | Using external resistor adjusted to give SF = 3V. | See functional block diagram for definition of sections.

Specifications subject to change without notice.

CHIP DIMENSIONS AND BONDING DIAGRAM

Dimensions shown in inches and (mm).



THE AD534 IS AVAILABLE IN LASER-TRIMMED CHIP FORM

Thermal Characteristics.

Thermal Resistance $\theta_{JC} = 25^{\circ}\text{C/W}$ for H-10A

 $\theta_{JA} = 150^{\circ}\text{C/W} \text{ for H-10A}$

 $\theta_{\rm JC} = 25^{\circ}$ C/W for D-14 or E-20A


 $\theta_{JA} = 95^{\circ}C/W$ for D-14 or E-20A

ABSOLUTE MAXIMUM RATINGS

	AD534J, K, L	AD534S, T
Supply Voltage	±18V	±22V
Internal Power Dissipation	500mW	Transfort C
Output Short-Circuit to Ground	Indefinite	
Input Voltages, X ₁ X ₂ Y ₁ Y ₂ Z ₁ Z ₂	±Vs	* nim = T
Rated Operating Temperature Range	0 to +70°C	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C	(32 = 10) ************************************
Lead Temperature, 60s soldering	+300°C	V Smith V

^{*}Same as AD534J specs.

OPTIONAL TRIMMING CONFIGURATION



ORDERING GUIDE

V	Temperature	Package	Package	
Model	Range	Description	Option*	
AD534JD	0°C to +70°C	Side Brazed DIP	D-14	
AD534KD	0°C to +70°C	Side Brazed DIP	D-14	
AD534LD	0°C to +70°C	Side Brazed DIP	D-14	
AD534JH	0°C to +70°C	Header	H-10A	
AD534KH	0°C to +70°C	Header	H-10A	
AD534LH	0°C to +70°C	Header	H-10A	
AD534J Chip	0°C to +70°C	Chip	Vint	
AD534K Chip	0°C to +70°C	Chip	T VOL	
AD534SD	-55°C to +125°C	Side Brazed DIP	D-14	
AD534SD/883B	-55°C to +125°C	Side Brazed DIP	D-14	
AD534TD	-55°C to +125°C	Side Brazed DIP	D-14	
AD534TD/883B	-55°C to +125°C	Side Brazed DIP	D-14	
JM38510/13902BCA	-55°C to +125°C	Side Brazed DIP	D-14	
JM38510/13901BCA	-55°C to +125°C	Side Brazed DIP	D-14	
AD534SE	-55°C to +125°C	LCC	E-20A	
AD534SE/883B	-55°C to +125°C	LCC	E-20A	
AD534TE	-55°C to +125°C	LCC	E-20A	
AD534TE/883B	-55°C to +125°C	LCC	E-20A	
AD534SH	-55°C to +125°C	Header	H-10A	
AD534SH/883B	-55°C to +125°C	Header	H-10A	
AD534TH	-55°C to +125°C	Header	H-10A	
AD534TH/883B	-55°C to +125°C	Header	H-10A	
JM38510/13902BIA	-55°C to +125°C	Header	H-10A	
JM38510/13901BIA	-55°C to +125°C	Header	H-10A	
AD534S Chip	-55°C to +125°C	Chip	a puella estale	
AD534T Chip	-55°C to +125°C	Chip	Magine	

^{*}For outline information see Package Information section.

FUNCTIONAL DESCRIPTION

Figure 1 is a functional block diagram of the AD534. Inputs are converted to differential currents by three identical voltageto-current converters, each trimmed for zero offset. The product of the X and Y currents is generated by a multiplier cell using Gilbert's translinear technique. An on-chip "Buried Zener" provides a highly stable reference, which is laser trimmed to provide an overall scale factor of 10V. The difference between XY/SF and Z is then applied to the high gain output amplifier. This permits various closed loop configurations and dramatically reduces nonlinearities due to the input amplifiers, a dominant source of distortion in earlier designs. The effectiveness of the new scheme can be judged from the fact that under typical conditions as a multiplier the nonlinearity on the Y input, with X at full scale (±10V), is ±0.005% of F.S.; even at its worst point, which occurs when $X = \pm 6.4V$, it is typically only ±0.05% of F.S. Nonlinearity for signals applied to the X input, on the other hand, is determined almost entirely by the multiplier element and is parabolic in form. This error is a major factor in determining the overall accuracy of the unit and hence is closely related to the device grade.




Figure 1. AD534 Functional Block Diagram

The generalized transfer function for the AD534 is given by: $V_{OUT} = A \left(\frac{(X_1 - X_2)(Y_1 - Y_2)}{SF} - (Z_1 - Z_2) \right)$

where A = open loop gain of output amplifier, typically 70dB at dc

X, Y, Z = input voltages (full scale = ±SF, peak= ±1.25SF)

SF = scale factor, pretrimmed to 10.00V but adjustable by the user down to 3V.

In most cases the open loop gain can be regarded as infinite, and SF will be 10V. The operation performed by the AD534, can then be described in terms of equation:

$$(X_1 - X_2)(Y_1 - Y_2) = 10V(Z_1 - Z_2)$$

The user may adjust SF for values between 10.00V and 3V by connecting an external resistor in series with a potentiometer between SF and -V_S. The approximate value of the total resistance for a given value of SF is given by the relationship:

$$R_{SF} = 5.4K \frac{SF}{10 - SF}$$

Due to device tolerances, allowance should be made to vary R_{SF} by $\pm 25\%$ using the potentiometer. Considerable reduction in bias currents, noise and drift can be achieved by decreasing SF. This has the overall effect of increasing signal gain without the customary increase in noise. Note that the peak input signal is always limited to 1.25SF (i.e., $\pm 5V$ for SF = 4V) so the overall transfer function will show a maximum gain of 1.25. The performance with small input signals, however, is improved by using a lower SF since the dynamic range of the inputs is now fully utilized. Bandwidth is unaffected by the use of this option.

Supply voltages of $\pm 15 \text{V}$ are generally assumed. However, satisfactory operation is possible down to $\pm 8 \text{V}$ (see curve 1). Since all inputs maintain a constant peak input capability of $\pm 1.25 \text{SF}$ some feedback attenuation will be necessary to achieve output voltage swings in excess of $\pm 12 \text{V}$ when using higher supply voltages.

OPERATION AS A MULTIPLIER

Figure 2 shows the basic connection for multiplication. Note that the circuit will meet all specifications without trimming.




Figure 2. Basic Multiplier Connection

In some cases the user may wish to reduce ac feedthrough to a minimum (as in a suppressed carrier modulator) by applying an external trim voltage (±30mV range required) to the X or Y input (see Optional Trimming Configuration, page 3). Curve 4 shows the typical ac feedthrough with this adjustment mode. Note that the Y input is a factor of 10 lower than the X input and should be used in applications where null suppression is critical.

The high impedance Z_2 terminal of the AD534 may be used to sum an additional signal into the output. In this mode the output amplifier behaves as a voltage follower with a 1MHz small signal bandwidth and a 20V/ μ s slew rate. This terminal should always be referenced to the ground point of the driven system, particularly if this is remote. Likewise the differential inputs should be referenced to their respective ground potentials to realize the full accuracy of the AD534.

A much lower scaling voltage can be achieved without any reduction of input signal range using a feedback attenuator as shown in Figure 3. In this example, the scale is such that V_{OUT} = XY, so that the circuit can exhibit a maximum gain of 10. This connection results in a reduction of bandwidth to about 80kHz without the peaking capacitor C_F = 200pF. In addition, the output offset voltage is increased by a factor of 10 making external adjustments necessary in some applications. Adjustment is made by connecting a 4.7M Ω resistor between Z_1 and the slider of a pot connected across the supplies to provide ± 300 mV of trim range at the output.

signal to the output. Signals may be applied to the high imped-




Figure 3. Connections for Scale-Factor of Unity

ance Z_2 terminal where they are amplified by +10 or to the common ground connection where they are amplified by +1. Input signals may also be applied to the lower end of the $10k\Omega$ resistor, giving a gain of -9. Other values of feedback ratio, up to X100, can be used to combine multiplication with gain.

Occasionally it may be desirable to convert the output to a current, into a load of unspecified impedance or dc level. For example, the function of multiplication is sometimes followed by integration; if the output is in the form of a current, a simple capacitor will provide the integration function. Figure 4 shows how this can be achieved. This method can also be applied in squaring, dividing and square rooting modes by appropriate choice of terminals. This technique is used in the voltage-controlled low-pass filter and the differential-input voltage-to-frequency converter shown in the Applications Section.




Figure 4. Conversion of Output to Current

OPERATION AS A SQUARER

Operation as a squarer is achieved in the same fashion as the multiplier except that the X and Y inputs are used in parallel. The differential inputs can be used to determine the output polarity (positive for $X_1 = Y_1$ and $X_2 = Y_2$, negative if either one of the inputs is reversed). Accuracy in the squaring mode is typically a factor of 2 better than in the multiplying mode, the largest errors occurring with small values of output for input below 1V.

If the application depends on accurate operation for inputs that are always less than ±3V, the use of a reduced value of SF is recommended as described in the FUNCTIONAL

back attenuator may be used to raise the output level. This is put to use in the difference-of-squares application to compensate for the factor of 2 loss involved in generating the sum term (see Figure 7).

The difference-of-squares function is also used as the basis for a novel rms-to-dc converter shown in Figure 14. The averaging filter is a true integrator, and the loop seeks to zero its input. For this to occur, $(V_{IN})^2 - (V_{OUT})^2 = 0$ (for signals whose period is well below the averaging time-constant). Hence V_{OUT} is forced to equal the rms value of V_{IN} . The absolute accuracy of this technique is very high; at medium frequencies, and for signals near full scale, it is determined almost entirely by the ratio of the resistors in the inverting amplifier. The multiplier scaling voltage affects only open loop gain. The data shown is typical of performance that can be achieved with an AD534K, but even using an AD534J, this technique can readily provide better than 1% accuracy over a wide frequency range, even for crest-factors in excess of 10.

OPERATION AS A DIVIDER

The AD535, a pin for pin functional equivalent to the AD534, has guaranteed performance in the divider and square-rooter configurations and is recommended for such applications.

Figure 5 shows the connection required for division. Unlike earlier products, the AD534 provides differential operation on both numerator and denominator, allowing the ratio of two floating variables to be generated. Further flexibility results from access to a high impedance summing input to Y_1 . As with all dividers based on the use of a multiplier in a feedback loop, the bandwidth is proportional to the denominator magnitude, as shown in curve 8.

Without additional trimming, the accuracy of the AD534K and L is sufficient to maintain a 1% error over a 10V to 1V denominator range. This range may be extended to 100:1 by simply reducing the X offset with an externally generated trim voltage (range required is $\pm 3.5 \mathrm{mV}$ max) applied to the unused X input (see Optional Trimming Configuration). To trim, apply a ramp of +100mV to +V at 100Hz to both X1 and Z1 (if X2 is used for offset adjustment, otherwise reverse the signal polarity) and adjust the trim voltage to minimize the variation in the output.*




Figure 5. Basic Divider Connection

^{*}See the AD535 Data Sheet for more details.

Since the output will be near +10V, it should be ac-coupled for this adjustment. The increase in noise level and reduction in bandwidth preclude operation much beyond a ratio of 100 to 1.

As with the multiplier connection, overall gain can be introduced by inserting a simple attenuator between the output and Y₂ terminal. This option, and the differential-ratio capability of the AD534 are utilized in the percentage-computer application shown in Figure 11. This configuration generates an output proportional to the percentage deviation of one variable (A) with respect to a reference variable (B), with a scale of one volt per percent.

OPERATION AS A SQUARE ROOTER

The operation of the AD534 in the square root mode is shown in Figure 6. The diode prevents a latching condition which could occur if the input momentarily changes polarity. As shown, the output is always positive; it may be changed to a negative output by reversing the diode direction and interchanging the X inputs. Since the signal input is differential, all combinations of input and output polarities can be realized, but operation is restricted to the one quadrant associated with each combination of inputs.





Figure 6. Square-Rooter Connection

In contrast to earlier devices, which were intolerant of capacitive loads in the square root modes, the AD534 is stable with all loads up to at least 1000pF. For critical applications, a small adjustment to the Z input offset (see Optional Trimming Configuration) will improve accuracy for inputs below 1V.


The versatility of the AD534 allows the creative designer to implement a variety of circuits such as wattmeters, frequency doublers and automatic gain controls to name but a few.

Typical Performance Curves


(typical at $\pm 25^{\circ}$ C, with $V_s = \pm 15V$ dc unless otherwise stated.)



Curve 1. Input/Output Signal Range vs. Supply Voltages




Curve 2. Bias Current vs. Temperature (X, Y or Z Inputs)




Curve 3. Common-Mode Rejection Ratio vs. Frequency


AD534




Curve 4. AC Feedthrough vs. Frequency




Curve 5. Noise Spectral Density vs. Frequency



Curve 6. Wideband Noise vs. Scaling Voltages



Curve 7. Frequency Response as a Multiplier



Curve 8. Frequency Response vs. Divider Denominator Input Voltage

n contrast to earlier devices, which were intolerant of capactive loads in the square root modes, the AD534 is stable with all loads up to at least 1000pF. For critical applications, a small district of the part of the contract of the con

The versatility of the AD534 allows the creative designer to implement a variety of circuits such as watuneters, frequency southers and automatic gain controls to mane but a few.



Real-Time Analog Computational Unit (ACU)

AD538

FEATURES

 $V_{OUT} = V_Y \left(\frac{V_z}{V_X}\right)^m Transfer \ Function$

Wide Dynamic Range (Denominator) –1000:1
Simultaneous Multiplication and Division
Resistor-Programmable Powers & Roots
No External Trims Required
Low Input Offsets <100 μV
Low Error ±0.25% of Reading (100:1 Range)
+2 V and +10 V On-Chip References
Monolithic Construction

APPLICATIONS
One- or Two-Quadrant Mult/Div
Log Ratio Computation
Squaring/Square Rooting
Trigonometric Function Approximations
Linearization Via Curve Fitting

Precision AGC
Power Functions


PRODUCT DESCRIPTION

The AD538 is a monolithic real-time computational circuit which provides precision analog multiplication, division and exponentiation. The combination of low input and output offset voltages and excellent linearity results in accurate computation over an unusually wide input dynamic range. Laser wafer trimming makes multiplication and division with errors as low as 0.25% of reading possible, while typical output offsets of 100 µV or less add to the overall off-the-shelf performance level. Real-time analog signal processing is further enhanced by the device's 400 kHz bandwidth.

The AD538's overall transfer function is $V_O = V_Y (V_Z/V_X)^m$. Programming a particular function is via pin strapping. No external components are required for one-quadrant (positive input) multiplication and division. Two-quadrant (bipolar numerator) division is possible with the use of external level shifting and scaling resistors. The desired scale factor for both multiplication and division can be set using the on-chip +2 V or +10 V references, or controlled externally to provide simultaneous multiplication and division. Exponentiation with an m value from 0.2 to 5 can be implemented with the addition of one or two external resistors.

Direct log ratio computation is possible by utilizing only the log ratio and output sections of the chip. Access to the multiple summing junctions adds further to the AD538's flexibility. Finally, a wide power supply range of $\pm 4.5~V$ to $\pm 18~V$ allows operation from standard $\pm 5~V$, $\pm 12~V$ and $\pm 15~V$ supplies.

FUNCTIONAL BLOCK DIAGRAM




The AD538 is available in two accuracy grades (A and B) over the industrial (-25°C to +85°C) temperature range and one grade (S) over the military (-55°C to +125°C) temperature range. The device is packaged in an 18-pin TO-118 hermetic side-brazed ceramic DIP. A-grade chips are also available.

PRODUCT HIGHLIGHTS

- 1. Real-time analog multiplication, division and exponentiation.
- High accuracy analog division with a wide input dynamic range.
- 3. On-chip +2 V or +10 V scaling reference voltages. V 014
- 4. Both voltage and current (summing) input modes.
- Monolithic construction with lower cost and higher reliability than hybrid and modular circuits,

PIN CONFIGURATION



This is an abridged version of the data sheet. To obtain a complete data sheet, contact your nearest sales office.

MULTIPLIER/DIVIDER	0.552426332232432413	11525			1					MAN TOUR N	per comparation appropriate
PERFORMANCE					-						
Nominal Transfer											
Function				/17 \ m	-		(T/ \ m			/17_\ m	
	$10 \text{ V} \geq \text{V}_{\text{X}}, \text{V}_{\text{Y}}, \text{V}_{\text{Z}} \geq 0$	V	$O = V_Y$	$\left(\frac{v_Z}{v_X}\right)$	V		$\left(\frac{V_Z}{V_X}\right)^m$		$V_O = V_Y$	(/	EATURES YULVE
	$400 \ \mu A \geq I_X, I_Y, I_Z \geq 0$	V _O =	25 kΩ >	$I_Y \left(\frac{I_Z}{I_X}\right)^m$	$V_O =$	25 kΩ ×	$I_Y \left(\frac{I_Z}{I_X}\right)^m$	$V_O =$	25 kΩ ×	$I_Y \left(\frac{I_Z}{I_X}\right)^m$	$\left(\frac{\lambda}{2}\right)^{\lambda} \Lambda_{\Lambda} = 100$
Total Error Terms	$100 \text{ mV} \le \text{V}_{\text{X}} \le 10 \text{ V}$		±0.5	±1		±0.25	±0.5	- (10)	±0.5	±1	% of Reading +
100:1 Input Range ¹	$100 \text{ mV} \le V_Y \le 10 \text{ V}$	1-1-15	±200	±500		±100	±250	isivic	±200	±500	μV
	$100 \text{ mV} \le \text{V}_{\text{Z}} \le 10 \text{ V}$							louis :			lesister-Programm
	$V_Z \le 10 \ V_X, m = 1.0$	TV.									io External Trims
	$T_A = T_{min}$ to T_{max}		±1	±2		± 0.5	±1		±1.25	+2.5	% of Reading +
	1 F7 1	1	±450	±750	100	±350	±500	0:1 Fe	±750	±1000	μV Ot TOTE WO
Wide Dynamic Range ²	$10 \text{ mV} \leq V_X \leq 10 \text{ V}$		±1	±2		±0.5	±1	890	±1	±2	% of Reading +
DAMESS FIT	$1 \text{ mV} \leq V_{Y} \leq 10 \text{ V}$	41	±200	±500	1000	±100	±250	1.5	±200	±500	μV + O pintellonel
	$0 \text{ mV} \leq V_Z \leq 10 \text{ V}$		±100	±250		±750	±150		±200	±250	$\mu V \times (V_Y + V_Z)/V_X$
	$V_Z \le 10 V_X, m = 1.0$	1.									PFLICATIONS
	$T_A = T_{min}$ to T_{max}	-	±1	±3		±1	±2		±2	±4	% of Reading +
	V.	1	±450	±750		±350	±500		±750	±1000	μV + 50 ο 0 8 H 9 G
	- APP /1-	USERIO	±450	±750		±350	±500	1 1 1	±750	±1000	$\mu V \times (V_Y + V_Z)/V_X$
Exponent (m) Range	$T_A = T_{min}$ to T_{max}	0.2		5	0.2		5	0.2		5	rigenometric Fun
OUTPUT	T MILLION T	300	Bert I						2311	Mil eviu	insertantion Via C
CHARACTERISTICS	1 Y	1									190 A moleiner
Offset Voltage	$V_Y = 0, V_C = -600 \text{ mV}$		±200	±500		± 100	±250		±200	±500	μV politonia? reward
Bernstein	$T_A = T_{min}$ to T_{max}		±450	±750		±350	±500		±750	±1000	μV
Output Voltage Swing	$R_L = 2 k\Omega$	-11		±11	-11		+11	-11		+11	Vanasa Totaa
Output Current	AND THE PARTY OF THE PARTY OF THE PARTY OF	5	10	at a land	5	10	male breeze	5	10	de Down Ald	mA
FREQUENCY RESPONSE	CLT or Goby / married	an ad	7 38230					nerinan		er volene r	h provides merisio
Slew Rate	in 21 we et houselone	al mai	1.4			1.4		termi	1.4		V/µs
Small Signal Bandwidth	$100 \text{ mV} \leq 10 \text{ V}_{\text{Y}}, \text{ V}_{\text{Z}},$	100000	400			400		a management	400		kHz
CHESTER OF C	$V_X \le 10 \text{ V}$	- Satisfa	Store Live	WHAT STATE		Montes	sufficiency and	100 300	ALL PRINCE	day firms	II illustration that each
VOLTAGE REFERENCE	97533	EKST N						n china			resilablem avlem
Accuracy	$V_{REF} = 10 \text{ V or 2 V}$	223222	±25	±50		±15	±25	111111	±25	±50	mV
Additional Error	$T_A = T_{\min} \text{ or } T_{\max}$	a Stores	±20	±30		±20	±30	Service Control	±30	±50	mV
Output Current	$V_{REF} = 10 \text{ V to 2 V}$	1	2.5		1	2.5		1	2.5		mA 558 2851 10 V 1
Power Supply Rejection				. Tapage		989 3	O DESMEN	10 158	19 (8)	gnisssoore	mayer general parts
$+2 \text{ V} = \text{V}_{\text{REF}}$	$\pm 4.5 \text{ V} \le \text{V}_{\text{S}} \le \pm 18 \text{ V}$	100 10	300	500		300 200	600 500		300 200	600 500	μV/V μV/V
$+10 \text{ V} = \text{V}_{\text{REF}}$	$\pm 13 \text{ V} \le \text{V}_{\text{S}} \le \pm 18 \text{ V}$	alla y	200		-	200	300	2 36	200	300	priving 2/352CTA
POWER SUPPLY	mi (galanaus) instru	Lans :				50		pin s	कांप को ।		tupitreq a partiqui
Rated	$R_L = 2 k\Omega$	NTARIO:	±15	nnaM 2		±15	BROOD TOUR	bsan-	±15	required	nal components V
Operating Range ³		±4.5		±18	±4.5	0.05	±18	±4.5		±18	%/V Sitestigitions ()
PSRR	$\pm 4.5 \text{ V} < \text{V}_{\text{S}} < \pm 18 \text{ V}$	1000	0.5	0.1		0.05	0.1	Thry was	0.5	0.1	%/V
	$V_X = V_Y = V_Z = 1 V$										ng and scaling resid
Quiescent Current	$V_{OUT} = 1 V$	THE .	4.5	7		4.5	7 1	dr tos		17 MBO MG	mA bus noticed
		-	7.3	-	-		ms obivo	A 92 A	1.3.00	es believes	V setremences, or co
TEMPERATURE RANGE	A 81 9	25		. 05	25					125	or notenionium a
Rated	100	-25		+85	-25		1.05	-55		+125	0
Storage	17 (17)	-65		+150	-65	to to n	+150	-65	heims	+150	from 0.2 to 5 (2°)
PACKAGE OPTIONS ⁴	A 180	1 1									TORREST TELISING OF
Ceramic (D-18)	y [8]	Vo A	D538A	D	A	D538BI	zing only		D538SD	tion is pos	ct log ratio comput
011	* LE BESSA	F	D520:	OI :				Al	D538SD/	883B	and output sections
Chips	DIS [ar] WAIV NOT	A	D538A	Chips				RENG			this anormore add

NOTES

NOTES

Over the 100 mV to 10 V operating range total error is the sum of a percent of reading term and an output offset. With this input dynamic range the input offset contribution to total error is negligible compared to the percent of reading error. Thus, it is specified indirectly as a part of the percent of reading error.

The most accurate representation of total error with low level inputs is the summation of a percent of reading term, an output offset and an input offset multiplied by the incremental gain $(V_Y + V_Z)V_{X_x}$.

When using supplies below ±13 V the 10 V reference pin must be connected to the 2 V pin in order for the AD538 to operate correctly.

For outline information see Package Information section.

Specifications subject to change without notice.

Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

RE-EXAMINATION OF MULTIPLIER/DIVIDER ACCURACY

Traditionally, the "accuracy" of (actually the errors of) analog multipliers and dividers have been specified in terms of percent of full scale. Thus specified, a 1% multiplier error with a 10 V full-scale output would mean a worst case error of +100 mV at "any" level within its designated output range. While this type of error specification is easy to test, evaluate, and interpret, it can leave the user guessing as to how useful the multiplier actually is at low output levels, those approaching the specified error limit (in this case) 100 mV.

The AD538's error sources do not follow the percent of full-scale approach to specification, thus it more optimally fits the needs of the very wide dynamic range applications for which it is best suited. Rather than as a percent of full scale, the AD538's error as a multiplier or divider for a 100:1 (100 mV to 10 V) input range is specified as the sum of two error components: a percent of reading (ideal output) term plus a fixed output offset. Following this format the AD538AD, operating as a

multiplier or divider with inputs down to 100 mV, has a maximum error of $\pm 1\%$ of reading $\pm 500~\mu V$. Some sample total error calculations for both grades over the 100:1 input range are illustrated in the chart below. This error specification format is a familiar one to designers and users of digital voltmeters where error is specified as a percent of reading \pm a certain number of digits on the meter readout.

For operation as a multiplier or divider over a wider dynamic range (>100:1), the AD538 has a more detailed error specification which is the sum of three components: a percent of reading term, an output offset term and an input offset term for the $V_{\rm Y}/V_{\rm X}$ log ratio section. A sample application of this specification, taken from the chart below, for the AD538AD with $V_{\rm Y}=1$ V, $V_{\rm Z}=100$ mV and $V_{\rm X}=10$ mV would yield a maximum error of $\pm 2.0\%$ of reading $\pm 500~\mu V$ $\pm (1~V+100~mV)/10~mV \times 250~\mu V$ or $\pm 2.0\%$ of reading $\pm 500~\mu V$ $\pm 27.5~mV$. This example illustrates that with very low level inputs the AD538's incremental gain $(V_{\rm Y}+V_{\rm Z})/V_{\rm X}$ has increased to make the input offset contribution to error substantial.

AD538 SAMPLE ERROR CALCULATION CHART (Worst Case)

- A	V _Y Input (in V)	V _z Input (in V)	V _X Input (in V)	Ideal Output (in V)	Total Offset Error Term (in mV)	% of Reading Error Term (in mV)	Total Error Summation (in mV)	Total Error Summation as a % of the Ideal Output
100:1 INPUT RANGE	10	10	10	10	0.5 (AD) 0.25 (BD)	100 (AD) 50 (BD)	100.5 (AD) 50.25 (BD)	1.0 (AD) 0.5 (BD)
Total Error = ±% rdg ±Output V _{OS}	10	0.1	0.1	10	0.5 (AD) 0.25 (BD)	100 (AD) 50 (BD)	100.5 (AD) 50.25 (BD)	1.0 (AD) 0.5 (BD)
	1	1	1	1	0.5 (AD) 0.25 (BD)	10 (AD) 5 (BD)	10.5 (AD) 5.25 (BD)	1.05 (AD) 0.5 (BD)
	0.1	0.1	0.1	0.1	0.5 (AD) 0.25 (BD)	1 (AD) 0.5 (BD)	1.5 (AD) 0.75 (BD)	1.5 (AD) 0.75 (BD)
WIDE DYNAMIC RANGE	100	0.10	0.01	10	28 (AD) 16.75 (BD)	200 (AD) 100 (BD)	228 (AD) 116.75 (BD)	2.28 (AD) 1.17 (BD)
Total Error = ±% rdg ±Output Vos	10	0.05	2	0.25	1.76 (AD) 1 (BD)	5 (AD) 2.5 (BD)	6.76 (AD) 3.5 (BD)	2.7 (AD) 1.4 (BD)
\pm Input $V_{OS} \times (V_Y + V_Z)/V_X$	5	0.01	0.01	5	125.75 (AD) 75.4 (BD)	100 (AD) 50 (BD)	225.75 (AD) 125.4 (BD)	4.52 (AD) 2.51 (BD)
yaneups	10	0.01	0.1	1	25.53 (AD) 15.27 (BD)	20 (AD) 10 (BD)	45.53 (AD) 25.27 (BD)	4.55 (AD) 2.53 (BD)

ABSOLUTE MAXIMUM RATINGS


Supply Voltage		±18 V
Internal Power Dissipation .		250 mW
Output Short Circuit-to-Grou	ind	Indefinite
Input Voltages Vx, Vy, Vz.	($+V_{S}-1V), -1V$
Input Currents Ix, Iy, Iz, Io		1 mA
Operating Temperature Rang	ge	25°C to +85°C
Storage Temperature Range		-65°C to +150°C
Lead Temperature, Storage		60 sec, +300°C
Thermal Resistance		
A GF		35°C/\\

ORDERING GUIDE


Model	Temperature Range	Package Description*
AD538AD	-25°C to +85°C	Side-Brazed Ceramic DIP
AD538BD	-25°C to +85°C	Side-Brazed Ceramic DIP
AD538A Chips	-25°C to +85°C	Chips
AD538SD	-55°C to +125°C	Side-Brazed Ceramic DIP
AD538SD/883B	-55°C to +125°C	Side-Brazed Ceramic DIP

^{*}For outline information see Package Information section.


AD538—Typical Characteristics




Multiplier Error vs. Temperature (100 mV $< V_{X'}, V_{Y'}, V_Z \le 10 \text{ V}$)




Divider Error vs. Temperature (100 mV < V_X , V_Y , $V_Z \le 10 \text{ V}$)




Vz Feedthrough vs. Frequency




Small Signal Bandwidth vs. Denominator Voltage (One-Quadrant Mult/Div)




Multiplier Error vs. Temperature (10 mV $< V_X$, V_Y , $V_Z \le 100$ mV)



Divider Error vs. Temperature (10 mV $< V_X$, V_Y , $V_Z \le 100$ mV)



Vy Feedthrough vs. Frequency



1 kHz Output Noise Spectral Density vs. DC Output Voltage



Wideband Dual-Channel Linear Multiplier/Divider

AD539

FEATURES

Two Quadrant Multiplication/Division
Two Independent Signal Channels
Signal Bandwidth of 60MHz (I_{OUT})
Linear Control Channel Bandwidth of 5MHz
Low Distortion (to 0.01%)
Fully-Calibrated, Monolithic Circuit

APPLICATIONS

Precise High Bandwidth AGC and VCA Systems
Voltage-Controlled Filters
Video-Signal Processing
High-Speed Analog Division
Automatic Signal-Leveling
Square-Law Gain/Loss Control

PRODUCT DESCRIPTION


The AD539 is a low-distortion analog multiplier having two identical signal channels (Y1 and Y2), with a common X-input providing linear control of gain. Excellent ac characteristics up to video frequencies and a 3dB bandwidth of over 60MHz are provided. Although intended primarily for applications where speed is important the circuit exhibits good static accuracy in "computational" applications. Scaling is accurately determined by a band-gap voltage reference and all critical parameters are laser-trimmed during manufacture.

The full bandwidth can be realized over most of the gain range using the AD539 with simple resistive loads of up to 100Ω . Output voltage is restricted to a few hundred millivolts under these conditions. Using external op amps such as the AD5539 in conjunction with the on-chip scaling resistors, accurate multiplication can be achieved, with bandwidths typically as high as $50MH_{2}$

The two channels provide flexibility. In single-channel applications they may be used in parallel, to double the output current, or in series, to achieve a square-law gain function with a control range of over 100dB, or differentially, to reduce distortion. Alternatively, they may be used independently, as in audio stereo applications, with low crosstalk between channels. Voltage-controlled filters and oscillators using the "state-variable" approach are easily designed, taking advantage of the dual channels and common control. The AD539 can also be configured as a divider with signal bandwidths up to 15MHz.

Power consumption is only 135mW using the recommended \pm 5V supplies. The AD539 is available in three versions: the "J" and "K" grades are specified for 0 to $+70^{\circ}$ C operation and "S" grade is guaranteed over the extended range of -55° C to $+125^{\circ}$ C. The J and K grades are available in either a hermetic ceramic DIP (D) or a low cost plastic DIP (N), while the S

PIN CONFIGURATION



grade is available in ceramic DIP (D) or LCC (E). J-grade chips are also available. The S grade is now available in MIL-STD-883 and Standard Military Drawing (DESC) Number 5962–8980901EA versions.

DUAL SIGNAL CHANNELS

The signal voltage inputs, V_{Y1} and V_{Y2} , have nominal full-scale (FS) values of $\pm 2V$ with a peak range to $\pm 4.2V$ (using a negative supply of 7.5V or greater). For video applications where differential phase is critical a reduced input range of ± 1 volt is recommended, resulting in a phase variation of typically $\pm 0.2^\circ$ at 3.579MHz for full gain. The input impedance is typically $\pm 4.20^\circ$ shunted by 3pF. Signal channel distortion is typically well under 0.1% at $\pm 1.00^\circ$ and can be reduced to 0.01% by using the channels differentially.

COMMON CONTROL CHANNEL

The control channel accepts positive inputs, V_X , from 0 to +3V FS, $\pm 3.3V$ peak. The input resistance is 500Ω . An external, grounded capacitor determines the small-signal bandwidth and recovery time of the control amplifier; the minimum value of 3nF allows a bandwidth at mid-gain of about 5MHz. Larger compensation capacitors slow the control channel but improve the high-frequency performance of the signal channels.

FLEXIBLE SCALING

Using either one or two external op amps in conjunction with the on-chip $6k\Omega$ scaling resistors, the output currents (nominally \pm ImA FS, ± 2.25 mA peak) can be converted to voltages with accurate transfer functions of $V_W=-V_XV_Y/2$, $V_W=-V_XV_Y$ or $V_W=-2V_XV_Y$ (where inputs V_X and V_Y and output V_W are expressed in volts), with corresponding full-scale outputs of $\pm 3V,\,\pm 6V$ and $\pm 12V.$ Alternatively, low-impedance grounded loads can be used to achieve the full signal bandwidth of 60MHz, in which mode the scaling is less accurate.

Parameter 1882 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
SIGNAL-CHANNEL DYNAMICS	TO BE STATE OF THE							100 日			KOSOWA S
Minimal Configuration	Reference Figure 6a	and top court and									
Bandwidth, -3dB	$R_L = 50\Omega, C_C = 0.01\mu F$	30	60		30	60		30	60		MHz
Maximum Output	$+0.1V < V_X < +3V$, $V_Y ac = 1V rms$		- 10 - 75			-10 -75			-10 -75		dBm dBm
Feedthrough, f<1MHz f=20MHz	$V_X = 0$, V_Y ac = 1.5V rms		-75 -55			- 75			-75 -55		dBm
Differential Phase Linearity			- 33			- 33			- 55	CONTRACT IN	ubin
-1V <vydc<+1v< td=""><td>$f = 3.58MHz, V_X = +3V,$</td><td></td><td>±0.2</td><td></td><td></td><td>±0.2</td><td></td><td></td><td>±0.2</td><td></td><td>Degrees</td></vydc<+1v<>	$f = 3.58MHz, V_X = +3V,$		±0.2			±0.2			±0.2		Degrees
$-2V < V_{y}dc < +2V$	V _Y ac = 100mV		±0.5		71.0	±0.5		elizaistud	±0.5		Degrees
Group Delay	$V_X = +3V$, V_y ac = 1V rms, $f = 1MHz$	May 11-3	4			4.		W. C.	4		ns
Standard Dual-Channel Multiplier	Reference Figure 2										200
Maximum Output	$V_X = +3V$, $V_Y ac = 1.5 \vec{V}$ rms		4.5			4.5		10 to 1	4.5		V
Feedthrough, f<100kHz	$V_X = 0$, V_Y ac = 1.5 V rms		1		deliberation	1 biolis		tenner	Ca less		mV rms
Crosstalk (CH1 to CH2)	$V_{Y1} = 1V \text{ rms}, V_{Y2} = 0$							79.0 p			Son I
	$V_X = +3V, f < 100kHz$	41.5	-40			-40		1000	-40		dB
RTO Noise, 10Hz to 1MHz	$V_X = +1.5V$, $V_Y = 0$, Figure 2	A STATE	200			200		en male	200		nV/√H:
THD + Noise, $V_X = +1V$,	$f = 10kHz, V_{Y}ac = 1V rms$	WATER BY	0.02			0.02			0.02		%
$V_Y = +3V$	$f = 10kHz$, $V_{Y}ac = 1V rms$		0.04		1 1 1 1 1 1	0.04			0.04		%
Wide Band Two-Channel Multiplier	Figure 2								- Section		2 101
Bandwidth, -3dB (LH0032)	$+0.1V < V_X < +3V$, $V_Y ac = 1V rms$		25		ICA Syst	25		ithiwn	25		MHz
Maximum Output $V_X = +3V$	$V_{Y}ac = 1.5V \text{ rms}, f = 3MHz$		4.5			4.5		ed Pitte	4.5		Vrms
Feedthrough V _X = 0V	$V_{Y}ac = 1.0V \text{ rms}, f = 3MHz$	112.14.3	14			14		and the make	14		mV rms
Wide Band Single Channel VCA		E Free L			Par Fair			ALT AND VALUE OF			55324
(AD5539)	Reference Figure 8		**			50		vid po	dsoA i		Tolls
Bandwidth, -3dB	$+0.1V < V_X < +3V, V_{Y} = 1V \text{ rms}$		50					Seve 1	50 ±1		MHz V
Maximum Output	75Ω Load		±1 -54			±1		- man 13	±1 -54		
Feedthrough	$V_X = -0.01V, f = 5MHz$	and the	- 54			- 54	SERVICE.	0.000	- 54	ANT-DE	dB
CONTROL CHANNEL DYNAMICS					10 4 5						
Bandwidth, -3dB	$C_C = 3000 pF, V_X dc = +1.5V,$										
	$V_Xac = 100mV rms$	3541	5			5			5		MHz
SIGNAL INPUTS, V _{Y1} & V _{Y2}	IFT minutes in sel-stations of all	SIR						5037159	19,023		haran
Nominal Full-Scale Input	The second state of the second second second	1146	±2		La Colt	±2			±2		V
Operational Range, Degraded Performance	-V _S ≤7V	±4.2			±4.2			±4.2			V
Input Resistance	Standard Military Drawing	DEES	400		a corose	400		IV) ak	400		kΩ
Bias Current	ampleon AST/900	108	10	30	woods sa	10	20	se by to	10	30	μΑ
Offset Voltage	$V_X = +3V, V_Y = 0$	ALAN TO	5	20	2	5	10		5	20	mV
(T _{min} to T _{max})			10		a make to	5		DC N DE	15	35	mV
Power Supply Sensitivity	$V_X = +3V, V_Y = 0$	PO	2		people	2		tended	2		mV/V
CONTROL INPUT, V _X	signal vedtage insula. V. a	413	755 0	menter	is realished	vana zi	esticies	GRESSIS :	207 100	Pioritri	of Toppeda
Nominal Full-Scale Input	The state of the s	200	+3.0			+3.0		- Long town	+3.0		V
Operational Range, Degraded Performance	mend weren A.V.S. Branches A.	+3.2	155.1		+3.2	M. St. St		+3.2	Titles.		V
Input Resistance	tly of 7.5V or granten). For vis	J28	500		easy Isou	500		2210121	500		Ω
Offset Voltage	s unmit herather a lastrics of su-	arls -	1	4		1	2	Ammon	1	4	mV
(T _{min} to T _{max})		C20-973	3			2			2	5	mV
Power Supply Sensitivity	to unfinitely prend a my North		30		do lo sea	30		n he re	30		μV/V
Gain made Cattoo villabiggs at so	(Figure 2)	303			and the set			Towns in			de males
Absolute Gain Error	$V_X = +0.1V \text{ to } +3.0V \text{ and}$	199	0.2	0.4	145 an el	0.1	0.2	pichines	0.2	0.4	dB
(T _{min} to T _{max})	$V_y = \pm 2V$	ADD .	0.3		villing by	0.15		a berer	0.25	0.5	dB
CURRENT OUTPUT1	IN IN BUILDING TO HAVE THE WAY	TANK THE	Di 9861	é ADS	र्वेत अस ग्रंडिय	e some	ngo lar	Tollio is	mizU .s	gonthe	po estaria
Full-Scale Output Current	$V_X = +3V, V_Y = \pm 2V$	Oile.	±1		commo and	±1		and a second	±1		mA
Peak Output Current	$V_X = +3.3V, V_Y = \pm 5V, V_S = \pm 7.5V$	±2	±2.8		±2	±2.8		±2	±2.8		mA
Output Offset Current	$V_X = 0, V_Y = 0$	nin.	0.2	1.5	s Alleowin	0.2	1.5	AHW.	0.2	1.5	μА
Output Offset Voltage ²	Figure 2, $V_X = 0$, $V_Y = 0$	150	3	10		3	10		3	10	mV
Output Resistance ¹	control classins accepts boss	311.3	1.2			1.2			1.2		kΩ
Scaling Resistors	g. 3.3V peak. The mout res	.29			to channe			wie filez			0972 56 1
CH1	Z1, W1 to CH1		6		THEOTHER R	6		Inline	6		kΩ
CH2	Z2, W2 to CH2	0.16	6		- Analyzaru	6		S. Parameter	6		kΩ
VOLTAGE OUTPUTS, Vw1 & Vw22	(Figure 2)	1001	2	O. P. L. L.	R TENAL D	TATE CALLED	r attivit	Wath of Land	7 5 5	TAISWED !	n faultac
Multiplier Transfer Function,	a-bine to definitely and a smaller	Ent			ah muh			attib w			ic equip
Either Channel	As made marketones, statements	Vw:	$= -V_X \cdot V_Y$	/V ₁₁	V _w =	$-V_{X}\cdot V_{Y}$	VV _U	Vw:	$= -V_X \cdot V_Y$	VVII	Germani A
		0.98	1.0	1.02	0.99	1.0	1 01	0.98	1.0	1.02	V
Multiplier Scaling Voltage, V _U			0.5	2	DESIGNATION OF THE PERSON NAMED IN COLUMN	0.5	1	A ALCO DO	0.5	2	%
	high-fraquency performance	odi	0.5		Darlow new colores				1.0	3	%
Multiplier Scaling Voltage, V _U	high-frequency performance	odi	1		THE PROPERTY OF	0.5		TOTALIO	1.0		1 10000000
$\begin{array}{l} \text{Multiplier Scaling Voltage, V}_U \\ \hline \text{Accuracy} \\ \hline (T_{\text{min}} \text{ to } T_{\text{max}}) \\ \hline \text{Power Supply Sensitivity} \end{array}$	high-fragueacy performance	e res			ele tarels	0.04		be neis	0.04		%/V
Multiplier Scaling Voltage, V _U Accuracy (T _{min} to T _{max}) Power Supply Sensitivity Total Multiplication Error ³	$V_X < = +3V, -2V < V_Y < 2V$	the PLI	1 0.04 1	2.5	ofo famile of	0.04	1.5	tes pois	0.04	2.5	%/V %FSR
Multiplier Scaling Voltage, V _U Accuracy (T _{min} to T _{max}) Power Supply Sensitivity Total Multiplication Error ³ T _{min} to T _{max}	lumnaze over so ado radris ga	odi Disa	1 0.04 1 2		do lamb : amgitac	0.04 0.6 1	1.5	citation ADSSS	0.04	4	% FSR %
Multiplier Scaling Voltage, V _U Accuracy (T _{min} to T _{max}) Power Supply Sensitivity Total Multiplication Error ³ T _{min} to T _{max} Control Feedthrough	$V_X < = +3V, -2V < V_Y < 2V$ $V_X = 0 \text{ to } +3V, V_Y = 0$	DE D	1 0.04 1 2 25	2.5	do land o amplico	0.04 0.6 1 15	1.5	ciuator ADSSS an co	0.04 1 2 15	4 60	% FSR % mV
Multiplier Scaling Voltage, V _U Accuracy (T _{min} to T _{max}) Power Supply Sensitivity Total Multiplication Error ³ T _{min} to T _{max}	lumnaze over so ado radris ga	the PCI Usin	1 0.04 1 2		do kub : amgilao	0.04 0.6 1	1.5	ciunton dog ad AD535	0.04	4	% FSR %
Multiplier Scaling Voltage, V _U Accuracy (T _{min} to T _{max}) Power Supply Sensitivity Total Multiplication Error ³ T _{min} to T _{max} Control Feedthrough	lumnaze over so ado radris ga	PLI Usin Usin	1 0.04 1 2 25		c dust che	0.04 0.6 1 15	1.5	cialition clog ad AD538 s up to only t	0.04 1 2 15	4 60	% FSR % mV
Multiplier Scaling Voltage, V _U Accuracy (T _{min} to T _{max}) Power Supply Sensitivity Total Multiplication Error ³ T _{min} to T _{max} Control Feedthrough T _{min} to T _{max}	lumnaze over so ado radris ga		1 0.04 1 2 25	60	onlighte	0.04 0.6 1 15	1.5	-55	0.04 1 2 15	4 60 120	% FSR % mV mV
Multiplier Scaling Voltage, V _U Accuracy (T _{min} to T _{max}) Power Supply Sensitivity Total Multiplication Error ³ T _{min} to T _{max} Control Feedthrough T _{min} to T _{max} TEMPERATURE RANGE Rated Performance	lumnaze over so ado radris ga	LJ9 satu anta	1 0.04 1 2 25 30	60 + 70	onlying	0.04 0.6 1 15	1.5	- 55	0.04 1 2 15	4 60	% FSR % mV
Multiplier Scaling Voltage, V _U Accuracy (T _{min} to T _{max}) Power Supply Sensitivity Total Multiplication Error ³ T _{min} to T _{max} Control Feedthrough T _{min} to T _{max} TEMPERATURE RANGE Rated Performance POWER SUPPLIES	lumnaze over so ado radris ga	7 10	1 0.04 1 2 25	+ 70	0 3°07+	0.04 0.6 1 15	1.5	osqa so	0.04 1 2 15	4 60 120 + 125	% FSR % mV mV
Multiplier Scaling Voltage, V _U Accuracy (T _{min} to T _{max}) Power Supply Sensitivity Total Multiplication Error ³ T _{min} to T _{max} Control Feedthrough T _{min} to T _{max} TEMPERATURE RANGE Rated Performance POWER SUPPLIES Operational Range	lumnaze over so ado radris ga	0 ±4.5	1 0.04 1 2 25 30	60 + 70	0 ±4.5	0.04 0.6 1 15	1.5	-55 ±4.5	0.04 1 2 15	4 60 120	% FSR % mV mV
Multiplier Scaling Voltage, V _U Accuracy (Tmin to Tmax) Power Supply Sensitivity Total Multiplication Error ² Tmin to Tmax Control Feedthrough Tmin to Tmax TEMPERATURE RANGE Rated Performance POWER SUPPLIES	lumnaze over so ado radris ga	7 10	1 0.04 1 2 25 30	+ 70	0 3°07+	0.04 0.6 1 15	1.5	osqa so	0.04 1 2 15	4 60 120 + 125	% FSR % mV mV

Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

NOTES

Resistance value and absolute current outputs subject to 20% tolerance.

Spec assumes the external op amp is trimmed for negligible input offset.

Includes all errors.

Specifications subject to change without notice.


ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option ¹
AD539JN	0°C to +70°C	Plastic DIP	N-16
AD539KN	0°C to +70°C	Plastic DIP	N-16
AD539JD	0°C to +70°C	Side Brazed DIP	D-16
AD539KD	0°C to +70°C	Side Brazed DIP	D-16
AD5391 Chip	0°C to +70°C	Chip	
AD539SD	-55°C to +125°C	Side Brazed DIP	D-16
AD539SD/883B	-55°C to +125°C	Side Brazed DIP	D-16
5962-8980901EA ²	-55°C to +125°C	Side Brazed DIP	D-16
AD539SE/883B	-55°C to +125°C	LCC	E-20A

NOTES

¹For outline information see Package Information section.

²The standard military drawing version of the AD539 (5962-8980901EA) is now available



AD539 Functional Block Diagram

CIRCUIT DESCRIPTION

Figure 1 is a simplified schematic of the AD539. Q1-Q6 are large-geometry transistors designed for low distortion and low noise. Emitter-area scaling further reduces distortion: Q1 is 3 times larger than Q2; Q4, Q5 are each 3 times larger than Q3, Q6, and these transistors are twice as large as Q1, Q2. A stable reference current I_{REF} = 1.375mA is produced by a band-gap reference circuit and applied to the common emitter node of a controlled-cascode formed by Q1 and Q2. When V_X = 0, all of IREF flows in Q1, due to the action of the high-gain control amplifier which lowers the voltage on the base of Q2. As Vx is raised the fraction of IREF flowing in Q2 is forced to balance the control current, $V_x/2.5k$. At the full-scale value of V_x (+3V) this fraction is 0.873. Since the bases of Q1, Q4 and Q5 are at ground potential and the bases of Q2, Q3 and Q6 are commoned, all three controlled-cascodes divide the current applied to their emitter nodes in the same proportion. The control loop is stabilized by the external capacitor, C_C.




Figure 1. Simplified Schematic of AD539 Multiplier

The signal voltages V_{Y1} and V_{Y2} (generically referred to as V_Y) are first converted to currents by voltage-to-current converters with a g_m of 575 μ mhos; thus, the full-scale input of $\pm 2V$ becomes a current of $\pm 1.15mA$, which is superimposed on a bias of 2.75mA, and applied to the common emitter node of controlled cascode Q3-Q4 or Q5-Q6. As just explained, the proportion of this current steered to the output node is linearly dependent on V_X . Thus for full-scale V_X and V_Y inputs, a signal of $\pm 1mA$ (0.873 \times $\pm 1.15mA$) and a bias component of 2.4mA (0.873 \times 2.75mA) appear at the output. The bias component absorbed by the 1.25k resistors also connected to V_X , and the resulting signal current can be applied to an external load resistor (in which case scaling is not accurate) or can be forced into either or both of the 6k Ω feedback resistors (to the Z and W nodes) by an external op amp. In the latter case, scaling accuracy is guaranteed.

GENERAL RECOMMENDATIONS

The AD539 is a high speed circuit and requires considerable care to achieve its full performance potential. A high-quality ground plane should be used with the device either soldered directly into the board or mounted in a low-profile socket. In the figures used here an open triangle denotes a direct, short connection to this ground plane; pins 12 and 13 are especially prone to unwanted signal pick-up. Power supply decoupling capacitors of $0.1\mu F$ to $1\mu F$ should be connected from pins 4 and 5 to the ground plane. In applications using external high-speed op amps, separate supply decoupling should be used. It is good practice to insert small (10 Ω) resistors between the primary supply and the decoupling capacitor.

The control amplifier compensation capacitor, C_C , should likewise have short leads to ground and a minimum value of 3nF. Unless maximum control bandwidth is essential it is advisable to use a larger value of $0.01\mu F$ to $0.1\mu F$ to improve the signal channel phase response, high-frequency crosstalk and high-frequency distortion. The control bandwidth is inversely proportional to this capacitance, typically 2MHz for $C_C=0.01\mu F,\ V_X=1.7V.$ The bandwidth and pulse response of the control channel can be improved by using a feedforward capacitor of 5% to 20% the value of C_C between pins 1 and 2. Optimum transient response will result when the rise/fall time of V_X are commensurate with the control-channel response time.

 V_X should not exceed the specified range of 0 to +3V. The ac gain is zero for $V_x < 0$ but there remains a feedforward path (see Figure 1) causing control feedthrough. Recovery time from negative values of V_X can be improved by adding a small-signal Schottky diode with its cathode connected to pin 2 and its anode grounded. This constrains the voltage swing on C_C . Above $V_X = +3.2V$, the ac gain limits at its maximum value, but any overdrive appears as control feedthrough at the output.

The power supplies to the AD539 can be as low as $\pm 4.5 V$ and as high as $\pm 16.5 V$. The maximum allowable range of the signal inputs, V_Y , is approximately 0.5V above $+V_S$; the minimum value is 2.5V above $-V_S$. To accommodate the peak specified inputs of $\pm 4.2 V$ the supplies should be nominally +5 V and -7.5 V. While there is no performance advantage in raising supplies above these values, it may often be convenient to use the same supplies as for the op amps. The AD539 can tolerate the excess voltage with only a slight effect on dc accuracy but dissipation at $\pm 16.5 V$ can be as high as 535mW and some form of heat-sink is essential in the interests of reliability.

TRANSFER FUNCTION

In using any analog multiplier or divider careful attention must be paid to the matter of scaling, particularly in computational applications. To be dimensionally consistent a scaling voltage must appear in the transfer function, which, for each channel of the AD539 in the standard multiplier configuration (Figure 2) is

to solve on O
$$V_{\mathbf{W}} = -V_{\mathbf{X}}V_{\mathbf{Y}}/V_{\mathbf{U}}$$
 the proportion of

where the inputs V_X and V_Y , the output V_W and the scaling voltage V_U are expressed in a consistent unit, usually volts. In this case, V_U is fixed by the design to be 1V and it is often acceptable in the interest of simplification to use the less rigorous expression

scaling is not accurate)
$$\langle v^{\prime}v_{x}\rangle_{\mathbb{T}^{2}}$$
 $\equiv_{i}w^{\prime}$ into either so both

where it is understood that all signals must be expressed in volts, that is, they are rendered dimensionless by division by (1V).

The accuracy specifications for $V_{\rm U}$ allow the use of either of the two feedback resistors supplied with each channel, since these are very closely matched, or they may be used in parallel to halve the gain (double the effective scaling voltage), when

ni usabas different
$$V_{W}= -V_{X}V_{Y}/2$$
, based set atti vilostib

When an external load resistor, $R_{\rm L}$, is used the scaling is no longer exact since the internal thin-film resistors, while trimmed to high *ratiometric* accuracy, have an absolute tolerance of 20%. However, the nominal transfer function is

boog at it bear at
$$V_W = -V_X V_Y / V_U$$

where the effective scaling voltage, V_{U}' can be calculated for each channel using the formula $V_{U}' = V_{U} (5R_{L} + 6.25)/R_{L}$, where R_{L} is expressed in kilohms. For example, when $R_{L} = 100\Omega$, $V_{U}' = 67.5V$. Table II provides more detailed data for the case where both channels are used in parallel. The AD539 can also be used with no external load (output pin 11 or 14 open-circuit), when V_{U}' is quite accurately 5V.

BASIC MULTIPLIER CONNECTIONS

Figure 2 shows the connections for the standard two-channel multiplier, using op amps to provide useful output power and the AD539 feedback resistors to achieve accurate scaling. The transfer function for each channel is

$$V_W = -V_X V_Y$$

where inputs and outputs are expressed in volts (see TRANSFER FUNCTION). At the nominal full-scale inputs of $V_X = +3V$, $V_Y = \pm 2V$ the full-scale outputs are $\pm 6V$. Depending on the choice of op amp, their supply voltages usually need to be about 2V more than the peak output. Thus, supplies of at least $\pm 8V$ are required; the AD539 can share these supplies. Higher outputs are possible if V_X and V_Y are driven to their peak values of




Figure 2. Standard Dual-Channel Multiplier

+3.2V and ± 4.2 V respectively, when the peak output is ± 13.4 V. This requires operating the op amps at supplies of ± 15 V. Under these conditions it is advisable to reduce the supplies to the AD539 to ± 7.5 V to limit its power dissipation; however, with some form of heat sinking it is permissible to operate the AD539 directly from ± 15 V supplies.

Viewed as a voltage-controlled amplifier, the decibel gain is

$$G = 20 \log V_X$$

where V_X is expressed in volts. This results in a gain of 10dB at $V_X = +3.162V$, 0dB at $V_X = +1V$, -20dB at $V_X = +0.1V$, and so on. In many ac applications the output offset voltage (for $V_X = 0$ or $V_Y = 0$) will not be of major concern; however, it can be eliminated using the offset nulling method recommended for the particular op amp, with $V_X = V_Y = 0$.

At small values of V_X the offset voltage of the control channel will degrade the gain/loss accuracy. For example, a $\pm 1 mV$ offset uncertainty will cause the nominal 40dB attenuation at $V_X = +0.01V$ to range from 39.2dB to 40.9dB. Figure 3a shows the maximum gain error boundaries based on the guaranteed control-channel offset voltages of $\pm 2 mV$ for the AD539K and $\pm 4 mV$ for the AD539J. These curves include all scaling errors and apply to all configurations using the internal feedback resistors (W1 and W2; alternatively, Z1 and Z2).




Figure 3a. Maximum AC Gain Error Boundaries

Distortion is a function of the signal input level (V_Y) and the control input (V_X) . It is also a function of frequency, although in practice the op amp will generate most of the distortion at frequencies above 100kHz. Figure 3b shows typical results at f=10kHz as a function of V_X with $V_Y=0.5$ and 1.5V rms.




Figure 3b. Total Harmonic Distortion vs. Control Voltage

In some cases it may be desirable to alter the scaling. This can be achieved in several ways. One option is to use both the Z and W feedback resistors (see Figure 1) in parallel, in which case $V_W = -V_X V_Y/2$. This may be preferable where the output swing must be held at $\pm 3V$ FS ($\pm 6.75V$ pk), for example, to allow the use of reduced supply voltages for the op amps. Alternatively, the gain can be doubled by connecting both channels in parallel and using only a single feedback resistor, in which case $V_W = -2V_X Y_Y$ and the full-scale output is $\pm 12V$. Another option is to insert a resistor in series with the control-channel input, permitting the use of a large (for example, 0 to + 10V) control voltage. A disadvantage of this scheme is the need to adjust this resistor to accommodate the tolerance of the nominal 500Ω input resistance at pin 1. The signal channel inputs can also be resistively attenuated to permit operation at higher values of V_Y, in which case it may often be possible to partially compensate for the response roll-off of the op amp by adding a capacitor across the upper arm of this attenuator.

Signal-Channel ac and Transient Response

The HF response is dependent almost entirely on the op amp. Note that the "noise gain" for the op amp in Figure 2 is determined by the value of the feedback resistor $(6k\Omega)$ and the $1.25k\Omega$ control-bias resistors (Figure 1). Op amps with provision for external frequency compensation (such as the AD301 and AD518) should be compensated for a closed-loop gain of 6.

The layout of the circuit components is very important if low feedthrough and flat response at low values of $V_{\rm X}$ is to be maintained (see GENERAL RECOMMENDATIONS).

For wide-bandwidth applications requiring an output voltage swing greater than $\pm 1V$, the LH0032 hybrid op-amp is recommended. Figure 4a shows the HF response of the circuit of




Figure 4a. Multiplier HF Response Using LH0032 Op Amps

Figure 2 using this amplifier with $V_Y=1V$ rms and other conditions as shown in Table I. C_F was adjusted for 1dB peaking at $V_X=+1V$; the -3dB bandwidth exceeds 25MHz. The effect of signal feedthrough on the response becomes apparent at $V_X=+0.01V$. The minimum feedthrough results when V_X is taken slightly negative to ensure that the residual control-channel offset is exceeded and the dc gain is reliably zero. Measurements show that the feedthrough can be held to -90dB relative to full output at low frequencies and to -60dB up to 20MHz with careful board layout. The corresponding pulse response is shown in Figure 4b for a signal input of V_Y of $\pm 1V$ and two values of V_X (+3V and +0.1V).




Figure 4b. Multiplier Pulse Response Using LH0032 Op

Channel Multiplier	AD7111	AD5539 ²	LH00321
Op Amp Supply Voltages	±15V	±9V	± 10V
Op Amp Compensation Capacitor	None	None	1-5pF
Feedback Capacitor, CF	None	0.25-1.5pF	1-4pF
$-3dB$ Bandwidth, $V_X = +1V$	900kHz	50MHz	25MHz
Load Capacitance	<1nF	<10pF	<100pF
HF Feedthrough,	MADES OF	Sursepord i	enths museo Ad
$V_X = -0.01V, f = 5MHz$	N/A	- 54dB	-70dB
rms Output Noise,			
$V_X = +1V$, BW 10Hz-10kHz	50µV	40µV	30μV
$V_X = +1V, BW 10Hz-5MHz$	120µV	620µV	500μV

In all cases, $0.47\mu F$ ceramic supply-decoupling capacitors were used at each IC pin, the AD539 supplies were $\pm\,5V$ and the control-compensation capacitor C_C was 3nF.

NOTES

¹For the circuit of Figure 2. ²For the circuit of Figure 8.

Table I. Summary of Operating Conditions and Performance for the AD539 When Used with Various External Op-Amp Output Amplifiers

Minimal Wide-Band Configurations

The maximum bandwidth can be achieved using the AD539 with simple resistive loads to convert the output currents to voltages. These currents (nominally $\pm 1 \text{mA FS}$, $\pm 2.25 \text{mA pk}$,

Table II. Summary of Performance for Minimal Configuration

	Load Resistance	50Ω	75Ω	100Ω	150Ω	600Ω	O/C
2	FS Output Voltage	±92.6mV	± 134mV	± 172mV	± 242mV	±612mV	±1V
	osdillescope. The i	65.5mV rms	94.7mV rms	122mV rms	171mV rms	433mV rms	m*H m mw
	FS Output-	0.086mW	0.12mW	0.15mW	0.195mW	0.312mW	- Tona and and a
	Power in Load	-10.5dBm	-9.2dBm	-8.3dBm	-7.1dBm	-5.05dBm	H 180HH 201 V
	Pk Output Voltage	±210mV	± 300mV	±388mV	± 544mV	±1V	± 1V
	ID bas 1710 made	148mV rms	212mV rms	274mV rms	385mV rms	*concernion	b*mong as a
	Pk Output-	0.44mW	0.6mW	0.75mW	1mW	±1V	± 1V
	Power in Load	-7dBm	-4.4dBm	-2.5dBm	0dBm	*	*
73	Effective Scaling Voltage, V _U '	67.5V	46.7V	36.3V	25.8V	10.2V	5V

^{*}Peak negative voltage swing limited by output compliance.

AD539

into short-circuit loads) are shunted by their source resistance of $1.25 \mathrm{k}\Omega$ (each channel). Calculations of load power and effective scaling-voltage must allow for this shunting effect when using resistive loads. The output power is quite low in this mode, and the device behaves more like a voltage-controlled attenuator than a classical multiplier. The matching of gain and phase between the two channels is excellent. From dc to $10 \mathrm{MHz}$ the gains are typically within $\pm 0.025 \mathrm{dB}$ (measured using precision 50Ω load resistors) and the phase difference within $\pm 0.1^\circ$.

For a given load resistance the output power can be quadrupled by using both channels in parallel, as shown in Figure 5a. The small-signal silicon diode D connected between ground and pins 12 and 13 provides extra voltage compliance at the output nodes in the negative direction (to -1V at 25° C); it is not required if the output swing does not exceed -300 mV. Table II compares performance for various load resistances, using this configuration.




Figure 5a. Minimal Single-Channel Multiplier

Figure 5b shows the HF response for Figure 5a with the AD539 in a carefully-shielded 50Ω test-environment; the test system response was first characterized and this background removed by digital signal processing to show the inherent circuit response.




Figure 5b. HF Response in Minimal Configuration

In many applications *phase linearity* over frequency is important. Figure 5c shows the deviation from an ideal linear-phase response for a typical AD539 over the frequency range dc to 10MHz, for $V_X = +3V$; the peak deviation is slightly more than 1°. *Differential phase linearity* (the stability of phase over the signal window at a fixed frequency) is shown in Figure 5d for f = 3.579MHz and various values of V_X . The most rapid variation occurs for V_Y above +1V; in applications where this characteristic is critical, it is recommended that a ground-referenced, negative-going signal be used.




Figure 5c. Phase Linearity Error in Minimal Configuration




Figure 5d. Differential Phase Linearity in Minimal Configuration for a Typical Device

Differential Configurations

When only one signal channel must be handled it is often advantageous to use the channels differentially. By subtracting the CH1 and CH2 outputs any residual transient control feedthrough is virtually eliminated. Figure 6a shows a minimal configuration where it is assumed that the host system uses differential signals and a 50Ω environment throughout. This figure also shows a recommended control-feedforward network to improve large-signal




Figure 6a. High-Speed Differential Configuration

response time. The control feedthrough glitch is shown in Figure 6b, where the input was applied to CH1 and only the output of CH1 was displayed on the oscilloscope. The improvement obtained when CH1 and CH2 outputs are viewed differentially is clear in Figure 6c. The envelope rise-time is of the order of 40ns.

Lower distortion results when CH1 and CH2 are driven by complementary inputs and the outputs are utilized differentially, using a circuit such as Figure 7a. Resistors R1 and R2 should have a value in the range $100 \text{ to } 1000\Omega$.




Figure 6b. Control Feedthrough One Channel of Figure 6a




Figure 6c. Control Feedthrough Differential Mode, Figure 6a

They minimize a secondary distortion mechanism caused by a collector-modulation effect in the controlled cascodes (see CIR-CUIT DESCRIPTION) by keeping the voltage-swing at the outputs to an acceptable level. Figure 7b shows the improvement in distortion over the standard configuration (compare Figure 3b). Note that the Z nodes (pins 10 and 15) are returned to the control input; this prevents the early onset of output-transistor saturation.




Figure 7a. Low-Distortion Differential Configuration




Figure 7b. Distortion in Differential Mode Using LH0032 Op Amp

Even lower distortion (0.01%, or -80dB) has been measured using two output op amps in a configuration similar to Figure 2 connected as virtual-ground current-summers (to prevent the modulation effect). Note that to generate the difference output it is merely necessary to connect the output of the CH1 op amp to the Z node of CH2. In this way, the net input to the CH2 op amp is the difference signal, and the low-distortion resultant appears as its output.

A 50MHz VOLTAGE-CONTROLLED AMPLIFIER

Figure 8 is a circuit for a 50MHz voltage-controlled amplifier (VCA) suitable for use in high-quality-video-speed applications. The outputs from the two-signal channels of the AD539 are applied to the op-amp in a subtracting configuration. This connection has two main advantages: first, it results in better rejection of the control voltage, particularly when over-driven (V_X <0 or V_X >3.3V). Secondly, it provides a choice of either non-inverting or inverting responses, using either inputs V_{Y1} or V_{Y2} respectively. In this circuit, the output of the op-amp will equal:

$$V_{OUT} = \frac{V_X \; (V_{Y1} \! - \! V_{Y2})}{2V} \; \; \text{for} \; V_X \! > \! 0 \label{eq:VOUT}$$

Hence, the gain is unity at $V_X = +2V$. Since V_X can over-range to +3.3V, the maximum gain in this configuration is about 4.3dB. (Note: If pin 9 of the AD539 is grounded, rather than connected to the output of the 5539N, the maximum gain becomes 10dB.)




Figure 8. A Wide Bandwidth Voltage-Controlled Amplifier

The -3dB bandwidth of this circuit is over 50MHz at full gain, and is not substantially affected at lower gains. Of course, when V_X is zero (or slightly negative, to override the residual input offset) there is still a small amount of capacitive feedthrough at high frequencies; therefore, extreme care is needed in laying out the PC board to minimize this effect. Also, for small values of V_X , the combination of this feedthrough with the multiplier output can cause a dip in the response where they are out of phase. Figure 9a shows the ac response from the noninverting




Figure 9a. AC Response of the VCA at Different Gains $V_Y = 0.5V$ RMS

feedthrough at $V_X = -10$ mV is also shown.

The transient response of the signal channel at $V_X = +2V$, $V_Y = V_{OUT} = \pm 1V$ is shown in Figure 9b; with the VCA driving a 75 Ω load. The rise and fall times are approximately 7ns.




Figure 9b. Transient Response of the Voltage-Controlled Amplifier $V_X = +2$ Volts $V_Y = \pm 1$ Volt

A more detailed description of this circuit, including differential gain and phase characteristics, is given in the application note "Low Cost, Two Chip Voltage-Controlled Amplifier and Video Switch" available from Analog Devices.

BASIC DIVIDER CONNECTIONS

Standard Scaling

The AD539 provides excellent operation as a two-quadrant analog divider in wide-band wide gain-range applications, with the advantage of dual-channel operation. Figure 10a shows the simplest connections for division with a transfer function of

$$V_Y = -V_U V_W / V_X$$

Recalling that the nominal value of $V_{\rm U}$ is 1V, this can be simplified to

Figure St. A. Wide Ser.
$$_{X}V_{W}V^{\perp}=V^{\perp}$$
 Controlled Amphilier

where all signals are expressed in volts. The circuit thus exhibits unity gain for $V_X = +1V$ and a gain of 40dB when $V_X = +0.01V$

The output swing is limited to $\pm 2V$ nominal full-scale and $\pm 4.2V$ peak (using a $-V_S$ supply of at least 7.5V for the AD539). Since the maximum *loss* is 10dB (at $V_X = 3.162V$), it follows that the maximum input to V_W should be $\pm 6.3V$ (4.4V rms)




Figure 10a. Two-Channel Divider with 1V Scaling




Figure 10b. HF Response of Figure 10a Divider

for low distortion applications, and no more than $\pm\,13.4V$ (9.5V rms) to avoid clipping. Note that offset adjustment will be needed for the op amps to maintain accurate dc levels at the output in high gain applications: the "noise gain" is $6V/V_X$, or 600 at $V_X=+0.01V$.

The gain-magnitude response for this configuration using the LH0032 op amps with nominally 12pF compensation (pins 2 to 3) and $C_{\rm F}=7{\rm pF}$ is shown in Figure 10b; of course, other amplifiers may also be used. Since there is some manufacturing variation in the HF response of the op amps, and load conditions will also affect the response, these capacitors should be adjustable: 5-15pF is recommended for both positions. The bandwidth in this configuration is nominally 17MHz at $V_{\rm X}=+3.162{\rm V},4.5{\rm MHz}$ at $V_{\rm X}=+1{\rm V},350{\rm kHz}$ at $V_{\rm X}=+0.1{\rm V}$ and 35kHz at $V_{\rm X}=+0.01{\rm V}$. The general recommendations regarding the use of a good ground plane and power-supply decoupling should be carefully observed. Other suitable high speed op amps include: AD844, AD827 and AD811. Consult these data sheets for suitable applications circuits.



FEATURES

Recovers Signal from ±100dB Noise
2MHz Channel Bandwidth
45V/µs Slew Rate
—120dB Crosstalk @ 1kHz
Pin Programmable Closed Loop Gains of ±1 and ±2
0.05% Closed Loop Gain Accuracy and Match
100µV Channel Offset Voltage (AD630BD)
350kHz Full Power Bandwidth
Chips Available

PRODUCT DESCRIPTION


The AD630 is a high precision balanced modulator which combines a flexible commutating architecture with the accuracy and temperature stability afforded by laser wafer trimmed thin film resistors. Its signal processing applications include balanced modulation and demodulation, synchronous detection, phase detection, quadrature detection, phase sensitive detection, lock-in amplification and square wave multiplication. A network of onboard applications resistors provides precision closed loop gains of ± 1 and ± 2 with 0.05% accuracy (AD630B). These resistors may also be used to accurately configure multiplexer gains of +1, +2, +3 or +4. Alternatively, external feedback may be employed allowing the designer to implement his own high gain or complex switched feedback topologies.

The AD630 may be thought of as a precision op amp with two independent differential input stages and a precision comparator which is used to select the active front end. The rapid response time of this comparator coupled with the high slew rate and fast settling of the linear amplifiers minimize switching distortion. In addition, the AD630 has extremely low crosstalk between channels of -100dB @ 10kHz.

The AD630 is intended for use in precision signal processing and instrumentation applications requiring wide dynamic range. When used as a synchronous demodulator in a lock-in amplifier configuration, it can recover a small signal from 100dB of interfering noise (see lock-in amplifier application). Although optimized for operation up to 1kHz, the circuit is useful at frequencies up to several hundred kilohertz.

Other features of the AD630 include pin programmable frequency compensation, optional input bias current compensation resistors, common mode and differential offset voltage adjustment, and a channel status output which indicates which of the two differential inputs is active. This device is now available to Standard Military Drawing (DESC) numbers 5962–8980701RA and 5962–89807012A.

FUNCTIONAL BLOCK DIAGRAM



PRODUCT HIGHLIGHTS

- The configuration of the AD630 makes it ideal for signal processing applications such as: balanced modulation and demodulation, lock-in amplification, phase detection, and square wave multiplication.
- The application flexibility of the AD630 makes it the best choice for many applications requiring precisely fixed gain, switched gain, multiplexing, integrating-switching functions, and high-speed precision amplification.
- The 100dB dynamic range of the AD630 exceeds that of any hybrid or IC balanced modulator/demodulator and is comparable to that of costly signal processing instruments.
- 4. The op-amp format of the AD630 ensures easy implementation of high gain or complex switched feedback functions. The application resistors facilitate the implementation of most common applications with no additional parts.
- 5. The AD630 can be used as a two channel multiplexer with gains of +1, +2, +3 or +4. The channel separation of 100dB @ 10kHz approaches the limit which is achievable with an empty IC package.
- The AD630 has pin-strappable frequency compensation (no external capacitor required) for stable operation at unity gain without sacrificing dynamic performance at higher gains.
- Laser trimming of comparator and amplifying channel offsets eliminates the need for external nulling in most cases.

AD630 — SPECIFICATIONS (@ +25°C and ±V_s = ±15V unless otherwise specified)

Model	AD630J/A	AD630K/B	AD630S	
tor Momodulator	Min Typ Max	Min Typ Max	Min Typ Max	Units
GAIN	DESCRIPTION OF THE PROPERTY.	194	THE DATE OF BUILDING	Manual Carl
Open Loop Gain	90 110	100 120	90 110	dB
±1, ±2 Closed Loop Gain Error	0.1	0.05	0.1	%
Closed Loop Gain Match	0.1	0.05	0.1	%
Closed Loop Gain Drift	2	2	2	ppm°C
MAROARDIO C	PUNCTONALBI	2	2 0300	ppin C
CHANNEL INPUTS		line sale	ers Signal from 4,100dB, No	Repus
V _{IN} Operational Limit ¹	$(-V_S + 4V)$ to $(+V_S - 1V)$	$(-V_S + 4V)$ to $(+V_S - 1V)$	$(-V_S + 4V) to (+V_S - 1V)$	Volts
Input Offset Voltage	500	100	500	μV
Input Offset Voltage			STEP WEIG S	mira de
T _{min} to T _{max} ²	800	160	1000	μV
Input Bias Current	100 300	100 300	100 300	nA
Input Offset Current	10 50	10 50	Closed 00 o 50 baselO	nA
Channel Separation @ 10kHz	100	100	Al epstio 100 selfo lognado I	dB
COMPARATOR	- Q- AID	100000	Paris Power Bandwidth	SSOKH
V _{IN} Operational Limit ¹	(V + 2V) to (+ V 15V)	$(-V_S + 3V)$ to $(+V_S - 1.5V)$	$(-V_S + 3V)$ to $(+V_S - 1.3V)$	Volts
***	$(-V_S + 3V)$ to $(+V_S - 1.5V)$			1000
Switching Window	±1.5	±1.5	±1.5	mV
Switching Window	1			
T _{min} to T _{max} ²	±2.0	±2.0	±2.5	mV
Input Bias Current	100 300	100 300	100 300	nA
Response Time $(-5 \text{mV to} + 5 \text{mV step})$	200	200	200	ns
Channel Status				
$I_{SINK} @ V_{OL} = -V_S + 0.4V^3$	1.6	1.6	1.6	mA
Pull-Up Voltage	$(-V_S + 33V)$	$(-V_S + 33V)$	$(-V_S + 33V)$	Volts
DYNAMIC PERFORMANCE	(e) #(e) #		CT DESCRIPTION	UGOR
Unity Gain Bandwidth	2 DA 188	redulator which cocubines:	30 is a high procision balanced	MHz
Slew Rate ⁴	45	-mar45 ma spatishop active	liw starport45 na voinanamentos	V/us
Settling Time to 0.1% (20V step)	3		mability afforded 16c laser wath	μs
			Its sugal processing applicant	\$1013(8
OPERATING CHARACTERISTICS				
Common-Mode Rejection	85 105 105 100000	90 sello anoliseleb suor		
Power Supply Rejection	90 110	90 mi-shool10mitostob avidians		dB
Supply Voltage Range	±5 ±16.5	±5 no to show = 16.5 no no	16.5 ±5 m evaw em ± 16.5	Volts
Supply Current	4 5	anias4gool be5ob noision	rea asbivered storeios 5 anoiteoile	mA
OUTPUT VOLTAGE, $(a R_L = 2k\Omega)$	square wave multiplication.	D630B). These resistors	d = 2 with 0.05% accuracy (A	an I di
T _{min} to T _{max} ²	±10	±10 to snice rossloiding	be used to accurately c.01 ±em	Volts
Output Short Circuit Current	2. The application 25 text biling of	ed 25 m sloadhae) lanza		mA
TEMPERATURE RANGES	choice for many applications	would his own high pain	allowing the designer to imp	karolan
CONTRACTOR OF THE PROPERTY OF	swirefeither man 1-70 fiwe	0 +70	solono N/A bodonwa xa	°C
Rated Performance - N Package	25 Dog Page 185		The state of the s	°C
D Package	-23 +83	- 25 + 85	-55 +125	1

ABSOLUTE MAXIMUM RATINGS

Supply Voltage
Internal Power Dissipation 600mW
Output Short Circuit to Ground Indefinite
Storage Temperature, Ceramic Package65°C to +150°C
Storage Temperature, Plastic Package55°C to +125°C
Lead Temperature, 10 sec. Soldering + 300°C
Max Junction Temperature + 150°C

THERMAL CHARACTERISTICS

	θјС	θ_{JA}
20-Pin Plastic DIP(N)	24°C/W	61°C/W
20-Pin Ceramic DIP (D)	35°C/W	120°C/W
20-Pin Leadless Chip		
Carrier (E)	35°C/W	120°C/W

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option ⁴
AD630JN	0°C to +70°C	Plastic DIP	N-20
AD630KN	0°C to +70°C	Plastic DIP	N-20
AD630AD	-25°C to +85°C	Side Brazed DIP	D-20
AD630BD	-25°C to +85°C	Side Brazed DIP	D-20
AD630SD	-55°C to +125°C	Side Brazed DIP	D-20
AD630SD/883B	-55°C to +125°C	Side Brazed DIP	D-20
5962-8980701RA	-55°C to +125°C	Side Brazed DIP	D-20
AD630SE	-55°C to +125°C	LCC	E-20A
AD630SE/883B	-55°C to +125°C	LCC	E-20A
5962-89807012A	-55°C to +125°C	LCC	E-20A
AD630J Chip	0°C to +70°C	Chip	A CONTROL
AD630S Chip	-55°C to +125°C	Chip	

^{*}For outline information see Package Information section.

These parameters are guaranteed but not tested for J and K grades. For A, B and S grades they are tested.


These parameters are guaranteed but not tested for J and K grades. For A, B and S grades they are tested. $a_{\rm SINK} = (-V_{\rm S} + 1)$ volt is typically 4mA.

Pin 12 Open. Slew rate with Pins 12 & 13 shorted is typically 35V/ μ s.

Specifications subject to change without notice.

Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

Typical Performance Characteristics—AD630






Figure 8. Small Signal Noninverting


Step Response

Figure 7. Channel-to-Channel Switch-

Settling Characteristic

Figure 9. Large Signal Inverting

Step Response



CHIP AVAILABILITY

The AD630 is available in laser trimmed, passivated chip form. The figure shows the AD630 metalization pattern, bonding pads and dimensions. AD630 chips are available; consult factory for details.

TWO WAYS TO LOOK AT THE AD630

Figure 10 is a functional block diagram of the AD630 which also shows the pin connections of the internal functions. An alternative architectural diagram is shown in Figure 11. In this diagram, the individual A and B channel pre-amps, the switch, and the integrator-output amplifier are combined in a single op amp. This amplifier has two differential input channels, only one of which is active at a time.




Figure 10. Functional Block Diagram

Figure 8. Small Signal Moninverting




Figure 11. Architectural Block Diagram

HOW THE AD630 WORKS

The basic mode of operation of the AD630 may be more easy to recognize as two fixed gain stages which may be inserted into the signal path under the control of a sensitive voltage comparator. When the circuit is switched between inverting and noninverting gain, it provides the basic modulation/demodulation function. The AD630 is unique in that it includes laser wafer trimmed thin film feedback resistors on the monolithic chip. The configuration shown below yields a gain of ± 2 and can be easily changed to ± 1 by shifting R_B from its ground connection to the output.




Figure 12. AD630 Symmetric Gain (±2)

The comparator selects one of the two input stages to complete an operational feedback connection around the AD630. The deselected input is off and has negligible effect on the operation.

When channel B is selected, the resistors R_A and R_F are connected for inverting feedback as shown in the inverting gain configuration diagram in Figure 13. The amplifier has sufficient loop gain to minimize the loading effect of R_B at the virtual ground produced by the feedback connection. When the sign of the comparator input is reversed, input B will be de-selected and A will be

across the op-amp input terminals, but since the amplifier drives this difference voltage to zero the closed loop gain is unaffected.

The two closed loop gain magnitudes will be equal when $R_F/R_A = 1 + R_F/R_B$, which will result from making R_A equal to $R_FR_B/(R_F + R_B)$ the parallel equivalent resistance of R_F and R_B .

The 5k and the two 10k resistors on the AD630 chip can be used to make a gain of two as shown here. By paralleling the 10k resistors to make $R_{\rm F}$ equal 5k and omitting $R_{\rm B}$ the circuit can be programmed for a gain of ± 1 (as shown in Figure 19a). These and other configurations using the on chip resistors present the inverting inputs with a 2.5k source impedance. The more complete AD630 diagrams show 2.5k resistors available at the noninverting inputs which can be conveniently used to minimize errors resulting from input bias currents.




Figure 13. Inverting Gain Configuration




Figure 14. Noninverting Gain Configuration

CIRCUIT DESCRIPTION

The simplified schematic of the AD630 is shown in Figure 15. It has been subdivided into three major sections, the comparator, the two input stages and the output integrator. The comparator consists of a front end made up of Q52 and Q53, a flip-flop load formed by Q3 and Q4, and two current steering switching cells Q28, Q29 and Q30, Q31. This structure is designed so that a differential input voltage greater than 1.5mV in magnitude




Figure 15. AD630 Simplified Schematic

which of the two switching cells is selected.

The collectors of each switching cell connect to an input transconductance stage. The selected cell conveys bias currents i_{22} and i_{23} to the input stage it controls causing it to become active. The deselected cell blocks the bias to its input stage which, as a consequence, remains off.

The structure of the transconductance stages is such that they present a high impedance at their input terminals and draw no bias current when deselected. The deselected input does not interfere with the operation of the selected input insuring maximum channel separation.

Another feature of the input structure is that it enhances the slew rate of the circuit. The current output of the active stage follows a quasi-hyperbolic-sine relationship to the differential input voltage. This means that the greater the input voltage, the harder this stage will drive the output integrator, and hence, the faster the output signal will move. This feature helps insure rapid, symmetric settling when switching between inverting and noninverting closed loop configurations.

The output section of the AD630 includes a current mirror-load (Q24 and Q25), an integrator-voltage gain stage (Q32), and a complementary output buffer (Q44 and Q74). The outputs of both transconductance stages are connected in parallel to the current mirror. Since the deselected input stage produces no output current and presents a high impedance at its outputs, there is no conflict. The current mirror translates the differential output current from the active input transconductance amplifier into single ended form for the output integrator. The complementary output driver then buffers the integrator output to produce a low impedance output.

OTHER GAIN CONFIGURATIONS

Many applications require switched gains other than the $\pm\,1$ and $\pm\,2$ which the self-contained applications resistors provide. The AD630 can be readily programmed with 3 external resistors over a wide range of positive and negative gain by selecting R_B and R_F to give the noninverting gain $1+R_F/R_B$ and subsequently R_A to give the desired inverting gain. Note that when the inverting magnitude equals the noninverting magnitude, the value of R_A is found to be $R_B\,R_F/(R_B+R_F)$. That is, R_A should equal the parallel combination of R_B and R_F to match positive and negative gain.

The feedback synthesis of the AD630 may also include reactive impedance. The gain magnitudes will match at all frequencies if the A impedance is made to equal the parallel combination of the B and F impedances. Essentially the same considerations apply to the AD630 as to conventional op-amp feedback circuits. Virtually any function which can be realized with simple non-inverting "L network" feedback can be used with the AD630. A common arrangement is shown in Figure 16. The low frequency gain of this circuit is 10. The response will have a pole ($-3\mathrm{dB}$) at a frequency $f\simeq 1/(2\pi100\mathrm{k}\Omega\mathrm{C})$ and a zero (3dB from the high frequency asymptote) at about 10 times this frequency. The 2k resistor in series with each capacitor mitigates the loading effect on circuitry driving this circuit, eliminates stability problems, and has a minor effect on the pole-zero locations.

As a result of the reactive feedback, the high frequency components of the switched input signal will be transmitted at unity gain




Figure 16. AD630 with External Feedback

while the low frequency components will be amplified. This arrangement is useful in demodulators and lock-in amplifiers. It increases the circuit dynamic range when the modulation or interference is substantially larger than the desired signal amplitude. The output signal will contain the desired signal multiplied by the low frequency gain (which may be several hundred for large feedback ratios) with the switching signal and interference superimposed at unity gain.

SWITCHED INPUT IMPEDANCE

The noninverting mode of operation is a high input impedance configuration while the inverting mode is a low input impedance configuration. This means that the input impedance of the circuit undergoes an abrupt change as the gain is switched under control of the comparator. If gain is switched when the input signal is not zero, as it is in many practical cases, a transient will be delivered to the circuitry driving the AD630. In most applications, this will require the AD630 circuit to be driven by a low impedance source which remains "stiff" at high frequencies. Generally this will be a wideband buffer amplifier.

FREQUENCY COMPENSATION

The AD630 combines the convenience of internal frequency compensation with the flexibility of external compensation by means of an optional self-contained compensation capacitor.

In gain of ± 2 applications the noise gain which must be addressed for stability purposes is actually 4. In this circumstance, the phase margin of the loop will be on the order of 60° without the optional compensation. This condition provides the maximum bandwidth and slew-rate for closed-loop gains of |2| and above.

When the AD630 is used as a multiplexer, or in other configurations where one or both inputs are connected for unity gain feedback, the phase margin will be reduced to less than 20°. This may be acceptable in applications where fast slewing is a first priority, but the transient response will not be optimum. For these applications, the self-contained compensation capacitor may be added by connecting pin 12 to pin 13. This connection reduces the closed loop bandwidth somewhat, and improves the phase margin.

For intermediate conditions, such as gain of ± 1 where loop attenuation is 2, use of the compensation should be determined by whether bandwidth or settling response must be optimized. The optional compensation should also be used when the AD630 is driving capacitive loads or whenever conservative frequency compensation is desired.

OFFSET VOLTAGE NULLING

The offset voltages of both input stages and the comparator have been pre-trimmed so that external trimming will only be required in the most demanding applications. The offset adjustment of the two input channels is accomplished by means of a differential and common mode scheme. This facilitates fine adjustment of system errors in switched gain applications. With system input tied to 0V, and a switching or carrier waveform applied to the comparator, a low level square wave will appear at the output. The differential offset adjustment pot can be used to null the amplitude of this square wave (pins 3 and 4). The common mode offset adjustment can be used to zero the residual dc output voltage (pins 5 and 6). These functions should be implemented using 10k trim pots with wipers connected directly to pin 8 as shown in Figures 19a and 19b.

CHANNEL STATUS OUTPUT

The channel status output, pin 7, is an open collector output referenced to $-V_S$ which can be used to indicate which of the two input channels is active. The output will be active (pulled low) when channel A is selected. This output can also be used to supply positive feedback around the comparator. This produces hysteresis which serves to increase noise immunity. Figure 17 shows an example of how hysteresis may be implemented. Note that the feedback signal is applied to the inverting (–) terminal of the comparator to achieve positive feedback. This is because the open collector channel status output inverts the output sense of the internal comparator.




Figure 17. Comparator Hysteresis

The channel status output may be interfaced with TTL inputs as shown in Figure 18. This circuit provides appropriate level shifting from the open-collector AD630 channel status output to TTL inputs.




Figure 18. Channel Status - TTL Interface

APPLICATIONS:

BALANCED MODULATOR

Perhaps the most commonly used configuration of the AD630 is the balanced modulator. The application resistors provide precise symmetric gains of ± 1 and ± 2 . The ± 1 arrangement is shown in Figure 19a and the ± 2 arrangement is shown in Figure 19b. These cases differ only in the connection of the 10k feedback resistor (pin 14) and the compensation capacitor (pin 12). Note

Applications—AD630

the use of the $2.5 k\Omega$ bias current compensation resistors in these examples. These resistors perform the identical function in the ± 1 gain case. Figure 20 demonstrates the performance of the AD630 when used to modulate a 100kHz square wave carrier with a 10kHz sinusoid. The result is the double sideband suppressed carrier waveform.

These balanced modulator topologies accept two inputs, a signal (or modulation) input applied to the amplifying channels, and a reference (or carrier) input applied to the comparator.




Figure 19a. AD630 Configured as a Gain-of-One Balanced Modulator




Figure 19b. AD630 Configured as a Gain-of-Two Balanced Modulator




Figure 20. Gain-of-Two Balanced Modulator Sample Waveforms

BALANCED DEMODULATOR

The balanced modulator topology described above will also act as a balanced demodulator if a double sideband suppressed carrier waveform is applied to the signal input and the carrier signal is applied to the reference input. The output under these circumstances will be the baseband modulation signal. Higher order carrier components will also be present which can be removed with a low-pass filter. Other names for this function are synchronous demodulation and phase-sensitive detection.

PRECISION PHASE COMPARATOR

The balanced modulator topologies of Figures 19a and 19b can also be used as precision phase comparators. In this case, an ac waveform of a particular frequency is applied to the signal input and a waveform of the same frequency is applied to the reference input. The dc level of the output (obtained by low pass filtering) will be proportional to the signal amplitude and phase difference between the input signals. If the signal amplitude is held constant, then the output can be used as a direct indication of the phase. When these input signals are 90° out of phase, they are said to be in quadrature and the AD630 dc output will be zero.

PRECISION RECTIFIER-ABSOLUTE VALUE

If the input signal is used as its own reference in the balanced modulator topologies, the AD630 will act as a precision rectifier. The high frequency performance will be superior to that which can be achieved with diode feedback and op amps. There are no diode drops which the op amp must "leap over" with the commutating amplifier.

LVDT SIGNAL CONDITIONER

Many transducers function by modulating an ac carrier. A Linear Variable Differential Transformer (LVDT) is a transducer of this type. The amplitude of the output signal corresponds to core displacement. Figure 21 shows an accurate synchronous demodulation system which can be used to produce a dc voltage which corresponds to the LVDT core position. The inherent precision and temperature stability of the AD630 reduce demodulator drift to a second order effect.




Figure 21. LVDT Signal Conditioner

AC BRIDGE

Bridge circuits which use dc excitation are often plagued by errors caused by thermocouple effects, 1/f noise, dc drifts in the electronics, and line noise pick-up. One way to get around these problems is to excite the bridge with an ac waveform, amplify the bridge output with an ac amplifier, and synchronously demodulate the resulting signal. The ac phase and amplitude information from the bridge is recovered as a dc signal at the output of the synchronous demodulator. The low frequency system noise, dc drifts, and demodulator noise all get mixed to

against the amount of attenuation required to adequately suppress these residual carrier components in the selection of the filter.

Figure 22 is an example of an ac bridge system with the AD630 used as a synchronous demodulator. The oscilloscope photograph shows the results of a 0.05% bridge imbalance caused by the IMeg resistor in parallel with one leg of the bridge. The top trace represents the bridge excitation, the upper-middle trace is the amplified bridge output, the lower-middle trace is the output of the synchronous demodulator and the bottom trace is the filtered dc system output.

This system can easily resolve a 0.5ppm change in bridge impedance. Such a change will produce a 3.2mV change in the low pass filtered dc output, well above the RTO drifts and noise.




Figure 22. AC Bridge System




Figure 23. AC Bridge Waveforms

LOCK-IN AMPLIFIER APPLICATIONS

Lock-in amplification is a technique which is used to separate a small, narrow band signal from interfering noise. The lock-in amplifier acts as a detector and narrow band filter combined. Very small signals can be detected in the presence of large amounts of uncorrelated noise when the frequency and phase of the desired signal are known.

The lock-in amplifier is basically a synchronous demodulator followed by a low pass filter. An important measure of performance in a lock-in amplifier is the dynamic range of its demodulator. The schematic diagram of a demonstration circuit which exhibits the dynamic range of an AD630 as it might be used in a lock-in amplifier is shown in Figure 24. Figure 25 is an oscilloscope photo showing the recovery of a signal modulated at 400Hz from a noise signal approximately 100,000 times larger; a dynamic range of 100dB.




Figure 24. Lock-In Amplifier




Figure 25. Lock-In Amplifier Waveforms

The test signal is produced by modulating a 400Hz carrier with a 0.1Hz sine wave. The signals produced, for example, by chopped radiation (IR, optical, etc.) detectors may have similar low frequency components. A sinusoidal modulation is used for clarity of illustration. This signal is produced by a circuit similar to Figure 19b and is shown in the upper trace of Figure 25. It is attenuated 100,000 times normalized to the output, B, of the summing amplifier. A noise signal which might represent, for example, background and detector noise in the chopped radiation case, is added to the modulated signal by the summing amplifier. This signal is simply band limited clipped white noise. Figure 25 shows the sum of attenuated signal plus noise in the center trace. This combined signal is demodulated synchronously using phase information derived from the modulator, and the result is low pass filtered using a 2-pole simple filter which also provides a gain of 100 to the output. This recovered signal is the lower trace of Figure 25.

The combined modulated signal and interfering noise used for this illustration is similar to the signals often requiring a lock-in amplifier for detection. The precision input performance of the AD630 provides more than 100dB of signal range and its dynamic response permits it to be used with carrier frequencies more than two orders of magnitude higher than in this example. A more sophisticated low pass output filter will aid in rejecting wider bandwidth interference.

AD632

FEATURES

Pretrimmed to ±0.5% Max 4-Quadrant Error

All Inputs (X, Y and Z) Differential, High Impedance for

[(X₁-X₂)(Y₁-Y₂)/10] +Z₂ Transfer Function

Scale-Factor Adjustable to Provide up to X10 Gain

Low Noise Design: 90µV rms, 10Hz-10kHz

Low Cost, Monolithic Construction

APPLICATIONS

Excellent Long Term Stability

High Quality Analog Signal Processing
Differential Ratio and Percentage Computations
Algebraic and Trigonometric Function Synthesis
Accurate Voltage Controlled Oscillators and Filters

PIN CONFIGURATIONS

H-Package TO-100

Y1 1) 10 9 Vos +Vs 2 8 Z2 (GND) Z1 3 7 X2 OUT 4 6 X1

TOP VIEW

D-Package TO-116

+Vs Y1 Y2 V0s Z2 X2 NC

14 13 12 11 10 9 8

1 2 3 4 5 6 7

Z1 OUT -Vs NC NC NC X1

TOP VIEW

PRODUCT DESCRIPTION

The AD632 is an internally-trimmed monolithic four-quadrant multiplier/divider. The AD632B has a maximum multiplying error of ±0.5% without external trims.

Excellent supply rejection, low temperature coefficients and long term stability of the on-chip thin film resistors and buried zener reference preserve accuracy even under adverse conditions. The simplicity and flexibility of use provide an attractive alternative approach to the solution of complex control functions.

The AD632 is pin for pin compatible with the industry standard AD532 with improved specifications and a fully differential high impedance Z-input. The AD632 is capable of providing gains of up to X10, frequently eliminating the need for separate instrumentation amplifiers to precondition the inputs. The AD632 can be effectively employed as a variable gain differential input amplifier with high common mode rejection. The effectiveness of the variable gain capability is enhanced by the inherent low noise of the AD632: $90\mu V$ rms.

PRODUCT HIGHLIGHTS

Guaranteed Performance Over Temperature: The AD632A and AD632B are specified for maximum multiplying errors of $\pm 1.0\%$ and $\pm 0.5\%$ of full scale, respectively at $+25^{\circ}$ C and are rated for operation from -25° C to $+85^{\circ}$ C. Maximum multiplying errors of $\pm 2.0\%$ (AD632S) and $\pm 1.0\%$ (AD632T) are guaranteed over the extended temperature range of -55° C to $+125^{\circ}$ C.

High Reliability: The AD632S and AD632T series are also available with MIL-STD-883 Level B screening and all devices are available in either the hermetically-sealed TO-100 metal can or TO-116 ceramic DIP package.

2

AD632 — SPECIFICATIONS (@ $+25^{\circ}$ C, $V_s = \pm 15$ V, $R \ge 2k\Omega$ unless otherwise noted)

Model Translation 11 osc	AD632A Min Typ Max	AD632B Min Typ Max	AD632S Min Typ Max	AD632T Min Typ Max	Units
MULTIPLIER PERFORMANCE	ENFORCE NAME OF THE OWNER, THE OW			CONTRACTOR OF THE PARTY OF THE	-2078/00/12
Transfer Function	$\frac{(X_1 - X_2)(Y_1 - Y_2)}{10V} + Z_2$	$\frac{(X_1 - X_2)(Y_1 - Y_2)}{10V} + Z_2$	$\frac{(X_1 - X_2)(Y_1 - Y_2)}{10V} + Z_2$	$\frac{(X_1 - X_2)(Y_1 - Y_2)}{10V} + Z_2$	
Total Error ¹ $(-10V \le X, Y \le +10V)$ $T_A = \min to \max$	±1.0	±0.5	±1.0 ±2.0	±0.5 ±1.0	%
Total Error vs Temperature	± 0.022	±0.015	±0.02	± 0.01	%/°C
Scale Factor Error	MANGONIA		0.05	Z3H1	TABT
(SF = 10.000V Nominal) ² Temperature-Coefficient of	± 0.25	±0.1	± 0.25		%
Scaling-Voltage	±0.02	±0.01 TOT 60	±0.2	±0.005	%/°C
Supply Rejection ($\pm 15V \pm 1V$) Nonlinearity, X (X = 20V pk-pk, Y = 10V)	± 0.01 ± 0.4	±0.01 ±0.2 ±0.3	±0.01 ±0.4	±0.01 ±0.2 ±0.3	%
Nonlinearity, $Y (Y = 20V pk-pk, Y = 10V)$	±0.2	±0.1 ±0.1		9 00 a d ± 0.1	%
Feedthrough ³ , X (Y Nulled, X = 20V pk-pk 50Hz)	±0.3	±0.15 ±0.3	±0.3	±0.15 ±0.3	%
Feedthrough ³ , Y (X Nulled,		-	neiten	bet, Monolithic Consu	D synul
Y = 20V pk-pk 50Hz)	± 0.01	±0.01 ±0.1	±0.01	±0.01 ±0.1	%
Output Offset Voltage Output Offset Voltage Drift	±5 ±30 200	±2 ±15 100	±5 ±30 500	±2 ±15	mV μV/°C
DYNAMICS STATES	200	100			pri c
Small Signal BW, (V _{OUT} = 0.1rms)	1 00 ~	1	1 800188903	Hampis polenta wilken	MHz
1% Amplitude Error (C _{LOAD} = 1000pF)	50	50	50 0000	intial Flatio ozed Percent	kHz
Slew Rate (V _{OUT} 20 pk-pk)	20	20	stant 20 d not some?	personal 20 of the pic	V/µs
Settling Time (to 1%, $\Delta V_{OUT} = 20V$)	2	2	Wasting to a recention C	bellatined applied on	μs
NOISE Noise Spectral-Density SF = 10V	0.8	0.8	0.8	0.8	μV/√H
$SF = 3V^4$	0.4	0.4	0.4	0.4	μV/√H
Wideband Noise A = 10Hz to 5MHz	1.0	1.0	1.0	1.0	mV rms
P = 10Hz to 10kHz	90	90	90	90	μV/rms
OUTPUT Output Voltage Swing	HIGHLIGHTS ILT	PROBLECT	±11	CT DESCRIPTIONILE	UVOR
Output Impedance (f<1kHz)	Performant 0.1	entered 0.1		giny-yiline0.4mi na si SE	Ω
Output Short Circuit Current	Latina and the fact of the same of the sam	lying AD6328 s	diam auguizan a and	redivider. Tot AD6321	mA
(R _L = 0, T _A = min to max) Amplifier Open Loop Gain (f = 50Hz)	30 70	30 70	30 70	sovetxe 70 oddiw A.E. On	mA dB
INPUT AMPLIFIERS (X, Y and Z) ⁵	70	0.001 5	70	BELLEVAS STOSILLEN SEC. CO.	
Signal Voltage Range (Diff. or CM	2012 ± 10 m c = 1 m	±10	± 10	supply mighton, low	as Veski
Operating Diff.)	±12	±12	na stossie±12 mids o	do-no adi±12 villdere s	V
Offset Voltage X, Y	±5 ±20	±2 ±10	±5 ±20	±2 ±10	mV
Offset Voltage Drift X, Y Offset Voltage Z	±5 ±30	50 ±2 ±15	±5 ±30	desert bri±2 15 = 15	μV/°C mV
Offset Voltage Drift Z	200	100	500	300	μV/°C
CMRR Bias Current	60 80 0.8 2.0	70 90 0.8 2.0	60 80	70 90	dB μA
Offset Current	0.8 2.0	0.1	0.1	0.8 2.0 0.1	μΑ
Differential Resistance	10	10 -58878	mibie with 101 industry	duios molos und st 20	MΩ
DIVIDER PERFORMANCE	Afternoon and annual	-6373	in And a terry of	re with imbrosed speci	CUA M
Transfer Function (X ₁ >X ₂)	$10V \frac{(Z_2-Z_1)}{(X_1-X_2)} + Y_1$	$10V \frac{(Z_2 - Z_1)}{(X_1 - X_2)} + Y_1$	$10V \frac{(Z_2 - Z_1)}{(X_1 - X_2)} + Y_1$	$10V \frac{(Z_2 - Z_1)}{(X_1 - X_2)} + Y_1$	rigin is
Total Error ¹		077	and a decision between an are	West and the same of the same of the same	to sma
$(X = 10V, -10V \le Z \le +10V)$	±0.75	±0.35 +1.0	±0.75	±0.35	%
$(X = 1V, -1V \le Z \le +1V)$ $(0.1V \le X \le 10V, -10V \le Z \le 10V)$	±2.0 ±2.5	±1.0 ±1.0	±2.0 ±2.5	± 1.0 d tax X &	%
SOUARER PERFORMANCE	-2.7	21.0 801735	CO CONTRACTOR DESCRIPTION OF THE PERSON	Carlo Sales Alva Amora Sal	
	$\frac{(X_1 - X_2)^2}{10V} + Z_2$	$\frac{(X_1 - X_2)^2}{10V} + Z_2$	$\frac{(X_1 - X_2)^2}{10V} + Z_2$	$(X_1 - X_2)^2$	olite off
Transfer Function	101			10V + Z ₂	he inher
Total Error (− 10V≤X≤10V)	± 0.6	±0.3	±0.6	± 0.3	%
SQUARE-ROOTER PERFORMANCE Transfer Function, $(Z_1 \le Z_2)$	$\sqrt{10V(Z_2 - Z_1)} + X_2$	$\sqrt{10V(Z_2-Z_1)} + X_2$	$\sqrt{10V(Z_2-Z_1)} + X_2$	$\sqrt{10V(Z_2-Z_1)} + X_2$	F- 2
Total Error ¹ ($1V \le Z \le 10V$)	±1.0	±0.5	±1.0	±0.5	%
POWER SUPPLY SPECIFICATIONS					
Supply Voltage					1 BERLIN
Rated Performance	±15	± 15	± 15	± 15	V
Operating Supply Current	±8 ±18	±8 ±18	±8 ±22	±8 ±22	V
Quiescent	4 6	4 6	4 6	4 6	mA
PACKAGE OPTIONS					
TO-100 (H-10A)	AD632AH	AD632BH	AD632SH	AD632TH	
TO-116(D-14)	AD632AD	AD632BD	AD632SD	AD632TD	

NOTES

Figures given are percent of full-scale, ±10V (i.e., 0.01% = 1mV).

May be reduced down to 3V using external resistor between - Vs and SF.

Irreducible component due to nonlinearity: excludes effect of offsets.

Vising external resistor adjusted to give SF = 3V.

See functional block diagram for definition of sections.

Specifications subject to change without notice.

All min and max specifications are guaranteed.

Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels.

Typical Performance Curves (typical at $\pm 25^{\circ}$ C with $\pm V_s = 15V$)




Figure 1. AC Feedthrough vs. Frequency




Figure 2. Frequency Response as a Multiplier





Figure 3. Frequency Response vs. Divider Denominator Input Voltage

CHIP DIMENSIONS & PAD LAYOUT

Dimensions shown in inches and (mm). (Contact factory for latest dimensions.)



For further information, consult factory

ORDERING GUIDE

Model & VI or V	Temperature Range	Package Description	Package Option*
AD632AD	-25°C to +85°C	Side Brazed Ceramic DIP	D-14
AD632BD	-25°C to +85°C	Side Brazed Ceramic DIP	D-14
AD632AH	-25°C to +85°C	Header	H-10A
AD632BH	-25°C to +85°C	Header	H-10A
AD632SD	-55°C to +125°C	Side Brazed Ceramic DIP	D-14
AD632SD/833B	-55°C to +125°C	Side Brazed Ceramic DIP	D-14
AD632TD	-55°C to +125°C	Side Brazed Ceramic DIP	D-14
AD632TD/883B	-55°C to +125°C	Side Brazed Ceramic DIP	D-14
AD632SH	-55°C to +125°C	Header	H-10A
AD632SH/883B	-55°C to +125°C	Header	H-10A
AD632TH	-55°C to +125°C	Header	H-10A
AD632TH/883B	-55°C to +125°C	Header	H-10A

^{*}For outline information see Package Information section.

Thermal Characteristics

Thermal Resistance $\theta_{JC} = 25^{\circ}\text{C/W}$ for H-10A $\theta_{JA} = 150^{\circ}\text{C/W}$ for H-10A $\theta_{JC} = 25^{\circ}\text{C/W}$ for D-14 $\theta_{JA} = 95^{\circ}\text{C/W}$ for D-14




Figure 4. AD632 Functional Block Diagram

OPERATION AS A MULTIPLIER

Figure 5 shows the basic connection for multiplication. Note that the circuit will meet all specifications without trimming.




Figure 5. Basic Multiplier Connection

In some cases the user may wish to reduce ac feedthrough to a minimum (as in a suppressed carrier modulator) by applying an external trim voltage (±30mV range required) to the X or Y input. Curve 1 shows the typical ac feedthrough with this adjustment mode. Note that the feedthrough of the Y input is a factor of 10 lower than that of the X input and should be used in applications where null suppression is critical.

The Z_2 terminal of the AD632 may be used to sum an additional signal into the output. In this mode the output amplifier behaves as a voltage follower with a 1MHz small signal bandwidth and a 20V/ μ s slew rate. This terminal should always be referenced to the ground point of the driven system, particularly if this is remote. Likewise the differential inputs should be referenced to their respective signal common potentials to realize the full accuracy of the AD632.

A much lower scaling voltage can be achieved without any reduction of input signal range using a feedback attenuator as shown in Figure 6. In this example, the scale is such that $V_{\rm OUT}$ = XY, so that the circuit can exhibit a maximum gain of 10. This connection results in a reduction of bandwidth to about 80kHz without the peaking capacitor $C_{\rm F}$. In addition, the output offset voltage is increased by a factor of 10 making external adjustments necessary in some applications.

Feedback attenuation also retains the capability for adding a signal to the output. Signals may be applied to the Z_1 terminal where they are amplified by -10 or to the com-

put signais may also be applied to the lower end of the 2.7.22 resistor, giving a gain of +9.




Figure 6. Connections for Scale-Factor of Unity

OPERATION AS A DIVIDER

Figure 7 shows the connection required for division. Unlike earlier products, the AD632 provides differential operation on both numerator and denominator, allowing the ratio of two floating variables to be generated. Further flexibility results from access to a high impedance summing input to Y_1 . As with all dividers based on the use of a multiplier in a feedback loop, the bandwidth is proportional to the denominator magnitude, as shown in Figure 3.




Figure 7. Basic Divider Connection

Without additional trimming, the accuracy of the AD632B is sufficient to maintain a 1% error over a 10V to 1V denominator range (The AD535 is functionally equivalent to the AD632 and has guaranteed performance in the divider and square-rooter configurations and is recommended for such applications).

This range may be extended to 100:1 by simply reducing the X offset with an externally generated trim voltage (range required is ± 3.5 mV max) applied to the unused X input. To trim, apply a ramp of ± 100 mV to ± 100 mV to ± 100 mV to both ± 100 mV and ± 100 mV is every and ± 100 mV to ± 100

Since the output will be near +10V, it should be ac-coupled for this adjustment. The increase in noise level and reduction in bandwidth preclude operation much beyond a ratio of 100 to 1.

*See the AD535 Data Sheet for more details.



Low Cost Analog Multiplier

AD633

FEATURES

Four-Quadrant Multiplication
Low Cost 8-Pin Package
Complete – No External Components Required
Laser-Trimmed Accuracy and Stability
Total Error Within 2% of FS
Differential High Impedance X and Y Inputs
High Impedance Unity-Gain Summing Input
Laser-Trimmed 10 V Scaling Reference

APPLICATIONS

Multiplication, Division, Squaring Modulation/Demodulation, Phase Detection Voltage-Controlled Amplifiers/Attenuators/Filters

PRODUCT DESCRIPTION

The AD633 is a functionally complete, four-quadrant, analog multiplier. It includes high impedance, differential X and Y inputs and a high impedance summing input (Z). The low impedance output voltage is a nominal 10 V full scale provided by a buried Zener. The AD633 is the first product to offer these features in modestly priced 8-pin plastic DIP and SOIC packages.


The AD633 is laser calibrated to a guaranteed total accuracy of 2% of full scale. Nonlinearity for the Y-input is typically less than 0.1% and noise referred to the output is typically less than 100 μV rms in a 10 Hz to 10 kHz bandwidth. A 1 MHz bandwidth, 20 $V/\mu s$ slew rate, and the ability to drive capacitive loads make the AD633 useful in a wide variety of applications where simplicity and cost are key concerns.

The AD633's versatility is not compromised by its simplicity. The Z-input provides access to the output buffer amplifier, enabling the user to sum the outputs of two or more multipliers, increase the multiplier gain, convert the output voltage to a current, and configure a variety of applications.


The AD633 is available in an 8-pin plastic mini-DIP package (N) and 8-pin SOIC (R) and is specified to operate over the 0° C to $+70^{\circ}$ C commercial temperature range.

CONNECTION DIAGRAMS

8-Pin Plastic DIP (N) Package



8-Pin Plastic SOIC (R) Package



PRODUCT HIGHLIGHTS

- The AD633 is a complete four-quadrant multiplier offered in low cost 8-pin plastic packages. The result is a product that is cost effective and easy to apply.
- 2. No external components or expensive user calibration are required to apply the AD633.
- Monolithic construction and laser calibration make the device stable and reliable.
- 4. High (10 $\mathrm{M}\Omega)$ input resistances make signal source loading negligible.
- Power supply voltages can range from ±8 V to ±18 V. The internal scaling voltage is generated by a stable Zener diode; multiplier accuracy is essentially supply insensitive.

AD633 — SPECIFICATIONS $(T_A = +25^{\circ}C, V_S = \pm 15 \text{ V}, R_L \ge 2 \text{ k}\Omega)$

Model			AD633J	STANDARDOTAL TO	
TRANSFER FUNCTION		W =	$(X_1-X_2) (Y_1-Y_1) (Y_1-Y_2) (Y_1$	$\frac{7}{2}$ + Z	
Parameter	Conditions	Min	Тур	Max	Unit
MULTIPLIER PERFORMANCE Total Error T _{min} to T _{max} Scale Voltage Error Supply Rejection Nonlinearity, X Nonlinearity, Y X Feedthrough Y Feedthrough Output Offset Voltage	$-10 \text{ V} \le \text{X}, \text{ Y} \le +10 \text{ V}$ SF = 10.00 V Nominal $V_S = \pm 14 \text{ V} \text{ to } \pm 16 \text{ V}$ $X = \pm 10 \text{ V}, Y = +10 \text{ V}$ $Y = \pm 10 \text{ V}, X = +10 \text{ V}$ Y Nulled, $X = \pm 10 \text{ V}$ X Nulled, $Y = \pm 10 \text{ V}$		±0.01 ±0.4 ±0.1 ±0.3	±2 ±1 ±0.4 ±50	% Full Scale % Full Scale % Full Scale % Full Scale
DYNAMICS Small Signal BW Slew Rate Settling Time to 1%	$V_{O} = 0.1 \text{ V rms},$ $V_{O} = 20 \text{ V p-p}$ $\Delta V_{O} = 20 \text{ V}$	Pillors	noiteland ease	on, Division, Squar Demodulation, Pr strolled Amplifiers	MHz V/μs μs
OUTPUT NOISE Spectral Density Wideband Noise	f = 10 Hz to 5 MHz f = 10 Hz to 10 kHz	aniene te	0.8 1 90	SCRIPTION	$\mu V/\sqrt{Hz}$ $mV rms$ $\mu V rms$
OUTPUT Output Voltage Swing Short Circuit Current	$R_{L} = 0 \Omega$	±110 od		dudes high impedan h impedance summi n voltage 04 a nomu	signate and Visig
INPUT AMPLIFIERS Signal Voltage Range Offset Voltage X, Y CMRR X, Y Bias Current X, Y, Z Differential Resistance	Differential Common Mode $V_{CM} = \pm 10 \text{ V}, f = 50 \text{ Hz}$	±10 ±10	±5 80 × 7 0.8	tr. The ALOSS is the modestly priced 8-r ser cal 06±d to a g Nonlinearity for the olse refe 0.2 to the 10 Hz to 10 kHz b	V V mV dB μA
Rated Performance Operating Range	apolymous as 660 As and a least so and a Quiescent	±8	ide variety of an accentist to the second and the second accentist to the seco	new rate, and the an AD633 useful in a w and cost are key co readility 81±ot comp vides acce 0 to the o	onds make the where sunt y to

Specifications shown in boldface are tested on all production units at electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units. Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS1

Supply Voltage ±18 V
Internal Power Dissipation ² 500 mW
Input Voltages ³
Output Short Circuit Duration Indefinite
Storage Temperature Range65°C to +150°C
Operating Temperature Range 0°C to +70°C
Lead Temperature Range (Soldering 60 sec)+300°C

NOTES

¹Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied.

28-Pin Plastic Package: $\theta_{JA} = 165^{\circ}\text{C/W}$; 8-Pin Small Outline Package: $\theta_{JA} = 165^{\circ}\text{C/W}$; 8-Pin Small Outline Package: $\theta_{JA} = 165^{\circ}\text{C/W}$

155°C/W.

³For supply voltages less than ±18 V, the absolute maximum input voltage is equal to the supply voltage.

ORDERING GUIDE

Model	Description	Package Option*
AD633JN	8-Pin Plastic DIP	N-8
AD633JR	8-Pin Plastic SOIC	R-8
AD633JR-REEL	8-Pin Plastic SOIC	R-8

^{*}For outline information see Package Information section.

PUNCTIONAL DESCRIPTION

The AD633 is a low cost multiplier comprising a translinear core, a buried Zener reference, and a unity gain connected output amplifier with an accessible summing node. Figure 1 shows the functional block diagram. The differential X and Y inputs are converted to differential currents by voltage-to-current converters. The product of these currents is generated by the multiplying core. A buried Zener reference provides an overall scale factor of 10 V. The sum of $(X \cdot Y)/10 + Z$ is then applied to the output amplifier. The amplifier summing node Z allows the user to add two or more multiplier outputs, convert the output voltage to a current, and configure various analog computational functions.




Figure 1. AD633 Functional Block Diagram (AD633JN Pinout Shown)

Inspection of the block diagram shows the overall transfer function to be:

$$W = \frac{(X_1 - X_2) (Y_1 - Y_2)}{10 V} + Z$$
 (Eq. 1)

ERROR SOURCES

Multiplier errors consist primarily of input and output offsets, scale factor error, and nonlinearity in the multiplying core. The input and output offsets can be eliminated by using the optional trim of Figure 2. This scheme reduces the net error to scale factor errors (gain error) and an irreducible nonlinearity component in the multiplying core. The X and Y nonlinearities are typically 0.4% and 0.1% of full scale, respectively. Scale factor error is typically 0.25% of full scale. The high impedance Z input should always be referenced to the ground point of the driven system, particularly if this is remote. Likewise, the differential X and Y inputs should be referenced to their respective grounds to realize the full accuracy of the AD633.




Figure 2. Optional Offset Trim Configuration

APPLICATIONS

The AD633 is well suited for such applications as modulation and demodulation, automatic gain control, power measurement, voltage controlled amplifiers, and frequency doublers. Note that these applications show the pin connections for the AD633JN pinout (8-pin DIP), which differs from the AD633JR pinout (8-pin SOIC).

Multiplier Connections

Figure 3 shows the basic connections for multiplication. The X and Y inputs will normally have their negative nodes grounded, but they are fully differential, and in many applications the grounded inputs may be reversed (to facilitate interfacing with signals of a particular polarity, while achieving some desired output polarity) or both may be driven.




Figure 3. Basic Multiplier Connections

Squaring and Frequency Doubling

As Figure 4 shows, squaring of an input signal, E, is achieved simply by connecting the X and Y inputs in parallel to produce an output of $E^2/10$ V. The input may have either polarity, but the output will be positive. However, the output polarity may be reversed by interchanging the X or Y inputs. The Z input may be used to add a further signal to the output.




Figure 4. Connections for Squaring

When the input is a sine wave $E \sin \omega t$, this squarer behaves as a frequency doubler, since

$$\frac{(E \sin \omega t)^2}{10 V} = \frac{E^2}{20 V} (1 - \cos 2 \omega t)$$
 (Eq. 2)

Equation 2 shows a dc term at the output which will vary strongly with the amplitude of the input, E. This can be

avoided using the connections shown in Figure 5, where an RC network is used to generate two signals whose product has no dc term. It uses the identity:

M(EE) (IA and
$$\cos \theta \sin \theta = \frac{1}{2} (\sin 2 \theta)$$
 (Eq. 3)

At $\omega_o=1/CR$, the X input leads the input signal by 45° (and is attenuated by $\sqrt{2}$), and the Y input lags the X input by 45° (and is also attenuated by $\sqrt{2}$). Since the X and Y inputs are 90° out of phase, the response of the circuit will be (satisfying Equation 3.):

$$W = \frac{1}{(10 \ V)} \frac{E}{\sqrt{2}} (\sin \omega_o t + 45^\circ) \frac{E}{\sqrt{2}} (\sin \omega_o t - 45^\circ)$$
$$= \frac{E^2}{(40 \ V)} (\sin 2 \ \omega_o t)$$
(Eq. 4)

which has no dc component. Resistors R1 and R2 are included to restore the output amplitude to $10\ V$ for an input amplitude of $10\ V$.

The amplitude of the output is only a weak function of frequency: the output amplitude will be 0.5% too low at $\omega=0.9~\omega_o$ and $\omega=1.1~\omega_o$.




Figure 5. "Bounceless" Frequency Doubler




Figure 6. Connections for Square Rooting

Generating Inverse Functions

for the condition E<0.

Inverse functions of multiplication, such as division and square rooting, can be implemented by placing a multiplier in the feedback loop of an op amp. Figure 6 shows how to implement a square rooter with the transfer function

Likewise, Figure 7 shows how to implement a divider using a multiplier in a feedback loop. The transfer function for the divider is

$$W = -(10 V) \frac{E}{E_X}$$
 (Eq. 6)

 $W = \sqrt{-(10 V) E}$ (Eq. 5)




Figure 7. Connections for Division




Figure 8. Connections for Variable Scale Factor

Variable Scale Factor on oblowing Ed bins Sa . good shadheel not

In some instances, it may be desirable to use a scaling voltage other than 10V. The connections shown in Figure 8 increase the gain of the system by the ratio (R1 + R2)/R1. This ratio is limited to 100 in practical applications. The summing input, S, may be used to add an additional signal to the output or it may be grounded in side to again minut fastion of The steel to tuge Current Output bins (E3), R3, and to Current Output transcription (C3), R3, and transc

The AD633's voltage output can be converted to a current output by the addition of a resistor R between the AD633's W and Z pins as shown in Figure 9 below. This arrangement forms the




Figure 9. Current Output Connections

basis of voltage controlled integrators and oscillators as will be shown later in this Applications section. The transfer function of this circuit has the form

$$I_O = \frac{1}{R} \frac{(X_1 - X_2)(Y_1 - Y_2)}{10 \ V}$$
 (Eq. 7)

Linear Amplitude Modulator

The AD633 can be used as a linear amplitude modulator with no external components. Figure 10 shows the circuit. The carrier and modulation inputs to the AD633 are multiplied to produce a double-sideband signal. The carrier signal is fed forward to the AD633's Z input where it is summed with the double-sideband signal to produce a double-sideband with carrier output.

Voltage Controlled Low Pass and High Pass Filters

Figure 11 shows a single multiplier used to build a voltage controlled low pass filter. The voltage at output A is a result of filtering, Es. The break frequency is modulated by Ec, the control input. The break frequency, f2, equals

$$f_2 = \frac{E_C}{(20 \text{ V}) \pi RC}$$
 (Eq. 8)

and the rolloff is 6 dB per octave. This output, which is at a high impedance point, may need to be buffered.




Figure 10. Linear Amplitude Modulator




Figure 11. Voltage Controlled Low Pass Filter

The voltage at output B, the direct output of the AD633, has the same response up to frequency f_1 , the natural breakpoint of the RC filter.

$$f_1 = \frac{1}{2\pi RC}$$
 (Eq. 9)

then levels off to a constant attenuation of $f_1/f_2 = E_C/10$.

For example, if $R=8~k\Omega$ and $C=0.002~\mu F$, then output A has a pole at frequencies from 100 Hz to 10 kHz for E_C ranging from 100 mV to 10 V. Output B has an additional zero at 10 kHz (and can be loaded because it is the multiplier's low impedance output). The circuit can be changed to a high pass filter by interchanging the resistor and capacitor as shown in Figure 12, below.




Figure 12. Voltage Controlled High Pass Filter

Voltage Controlled Quadrature Oscillator

Figure 13 shows two multipliers being used to form integrators with controllable time constants in a 2nd order differential equation feedback loop. R2 and R5 provide controlled current output operation. The currents are integrated in capacitors C1 and C2, and the resulting voltages at high impedance are applied to the X inputs of the "next" AD633. The frequency control input, $E_{\rm C}$, connected to the Y inputs, varies the integrator gains with a calibration of 100 Hz/V. The accuracy is limited by the Y-input offsets. The practical tuning range of this circuit is 100:1. C2 (proportional to C1 and C3), R3, and R4 provide regenerative feedback to start and maintain oscillation. The diodebridge, D1 through D4 (1N914s), and Zener diode D5 provide economical temperature stabilization and amplitude stabilization at $\pm 8.5~{\rm V}$ by degenerative damping. The output from the second integrator (10 V sin ω t) has the lowest distortion.

AGC AMPLIFIERS

Figure 14 shows an AGC circuit that uses an rms-dc converter to measure the amplitude of the output waveform. The AD633 and A1, 1/2 of an AD712 dual op amp, form a voltage controlled amplifier. The rms dc converter, an AD736, measures the rms value of the output signal. Its output drives A2, an integrator/comparator, whose output controls the gain of the voltage controlled amplifier. The 1N4148 diode prevents the output of A2 from going negative. R8, a 50 k Ω variable resistor, sets the circuit's output level. Feedback around the loop forces the voltages at the inverting and noninverting inputs of A2 to be equal, thus the AGC.




Figure 13. Voltage Controlled Quadrature Oscillator




Figure 14. Connections for Use in Automatic Gain Control Circuit




Figure 15. Frequency Response




Figure 17. Input and Output Signal Ranges vs. Supply Voltages




Figure 16. Input Bias Current vs. Temperature (X, Y, or Z Inputs)




Figure 18. CMRR vs. Frequency






Figure 19. Noise Spectral Density vs. Frequency








Figure 20. AC Feedthrough vs. Frequency









gurs 17. Input and Output Signal Ranges vs. Supply



10 MHz, 4-Quadrant Multiplier/Divider

AD734

FEATURES High Accuracy

0.1% Typical Error

High Speed

10 MHz Full-Power Bandwidth

450 V/μs Slew Rate

200 ns Settling to 0.1% at Full Power

Low Distortion

-80 dBc from Any Input

Third-Order IMD Typically -75 dBc at 10 MHz

Low Noise

94 dB SNR, 10 Hz to 20 kHz

70 dB SNR, 10 Hz to 10 MHz

Direct Division Mode

2 MHz BW at Gain of 100

APPLICATIONS

High Performance Replacement for AD534
Multiply, Divide, Square, Square Root
Modulator, Demodulator
Wideband Gain Control, RMS-DC Conversion
Voltage-Controlled Amplifiers, Oscillators, and Filters
Demodulator with 40 MHz Input Bandwidth

PRODUCT DESCRIPTION


The AD734 is an accurate high speed, four-quadrant analog multiplier that is pin-compatible with the industry-standard AD534 and provides the transfer function W = XY/U. The AD734 provides a low-impedance voltage output with a full-power (20 V pk-pk) bandwidth of 10 MHz. Total static error (scaling, offsets, and nonlinearities combined) is 0.1% of Full Scale. Distortion is typically less than -80 dBc and guaranteed. The low-capacitance X, Y and Z inputs are fully differential. In most applications, no external components are required to define the function.

The internal scaling (denominator) voltage U is 10 V, derived from a buried-Zener voltage reference. A new feature provides the option of substituting an external denominator voltage, allowing the use of the AD734 as a two-quadrant divider with a 1000:1 denominator range and a signal bandwidth that remains 10 MHz to a gain of 20 dB, 2 MHz at a gain of 40 dB and 200 kHz at a gain of 60 dB, for a gain-bandwidth product of 200 MHz.

The advanced performance of the AD734 is achieved by a combination of new circuit techniques, the use of a high speed complementary bipolar process and a novel approach to laser-trimming based on ac signals rather than the customary dc methods. The wide bandwidth (>40 MHz) of the AD734's input stages and the 200 MHz gain-bandwidth product of the multiplier core allow the AD734 to be used as a low distortion

CONNECTION DIAGRAM

14-Pin DIP (Q Package)



demodulator with input frequencies as high as 40 MHz as long as the desired output frequency is less than 10 MHz.

The AD734AQ and AD734BQ are specified for the industrial temperature range of -40°C to +85°C and come in a 14-pin ceramic DIP. The AD734SQ/883B, available processed to MIL-STD-883B for the military range of -55°C to +125°C, is available in a 14-pin ceramic DIP.

PRODUCT HIGHLIGHTS

The AD734 embodies more than two decades of experience in the design and manufacture of analog multipliers, to provide:

- A new output amplifier design with more than twenty times the slew-rate of the AD534 (450 V/μs versus 20 V/μs) for a full power (20 V pk-pk) bandwidth of 10 MHz.
- Very low distortion, even at full power, through the use of circuit and trimming techniques that virtually eliminate all of the spurious nonlinearities found in earlier designs.
- Direct control of the denominator, resulting in higher multiplier accuracy and a gain-bandwidth product at small denominator values that is typically 200 times greater than that of the AD534 in divider modes.
- 4. Very clean transient response, achieved through the use of a novel input stage design and wide-band output amplifier, which also ensure that distortion remains low even at high frequencies.
- Superior noise performance by careful choice of device geometries and operating conditions, which provide a guaranteed 88 dB of dynamic range in a 20 kHz bandwidth.

AD734 — SPECIFICATIONS $(T_A = +25^{\circ}C, +V_S = VP = +15 \text{ V}, -V_S = VN = -15 \text{ V}, R_L \ge 2 \text{ k}\Omega)$

TRANSFER FUNCTION

 $W = A_O \left\{ \frac{(X_1 - X_2)(Y_1 - Y_2)}{(U_1 - U_2)} - (Z_1 - Z_2) \right\}$

Parameter	Conditions	A Min Typ Max	B Min Typ Max	S Min Typ Max	Units
MULTIPLIER PERFORMANCE					
Transfer Function	CONVECTO	W = XY/10	W = XY/10	W = XY/10	STATE
Total Static Error ¹	$-10 \text{ V} \leq \text{X,Y} \leq 10 \text{ V}$	0.1 0.4	0.1 0.25	0.1 0.4	%
Over T _{min} to T _{max}	E.S.Y	1	0.6	1.25	%
vs. Temperature	T _{min} to T _{max}	0.004	0.003	0.004	%/°C
vs. Either Supply	$\pm V_{s} = 14 \text{ V to } 16 \text{ V}$	0.01 0.05	0.01 0.05	0.01 0.05	%/V
Peak Nonlinearity	$-10 \text{ V} \leq \text{X} \leq +10 \text{ V}, \text{ Y} = +10 \text{ V}$	0.05	0.05	0.05	%
police in the second se	$-10 \text{ V} \le \text{Y} \le +10 \text{ V}, \text{ X} = +10 \text{ V}$	0.025	0.025	0.025	%
THD ²	$X = 7 \text{ V rms}, Y = +10 \text{ V}, f \le 5 \text{ kHz}$	-58	-66	-58	dBc
Andens salation an [1]	T _{min} to T _{max}	-55	-63	-55	dBc
	$Y = 7 \text{ V rms}, X = +10 \text{ V}, f \le 5 \text{ kHz}$	-60	-80	-60	dBc
	T _{min} to T _{max}	-57	-74	ni vna mor-57	dBc
Feedthrough	$X = 7 \text{ V rms}, Y = \text{nulled}, f \le 5 \text{ kHz}$	-85 -60	-85 -70	-85 -60	dBc
recutifough	$Y = 7 \text{ V rms}, X = \text{nulled}, f \le 5 \text{ kHz}$	-85 -66	-85 -76	-85 -66	dBc
N : OPTO	X = Y = 0	-00 -00		-63 -00	UDC
Noise (RTO)		1.0	SHX 03	SMR, 10 Hz to	37/. /TT-
Spectral Density	100 Hz to 1 MHz	1.0	1.0	1.0	μV/√Hz
Total Output Noise	10 Hz to 20 kHz	-94 -88	-94 -88	-94 -88	dBc
Leaderto manuscripia - Mr. 1751	T _{min} to T _{max}	-85	-85	-85	dBc
DIVIDER PERFORMANCE (Y = 10 V)			Water -	to mark all said a	1000
Transfer Function		W = XY/U	W = XY/U	W = XY/U	APPILE
Gain Error	Y = 10 V, U = 100 mV to 10 V	1 1	SGA and tracerees	dosa tonamanh	%
X Input Clipping Level	Y ≤ 10 V	1.25 × U	1.25 × U	1.25 × U	V
U Input Scaling Error ³	denications with impal first of	0.3	0.15	0.3	%
O input scannig Error	T _{min} to T _{max}	0.8	0.65	Uniubome Co. lot	%
(Output to 1%)	U = 1 V to 10 V Step, X = 1 V	100	100	100	ns
	0 - 1 v to 10 v Step , X - 1 v	100	100	100	112
INPUT INTERFACES (X, Y, & Z)	of O'04- to again another most	-645a)	My Jamest Panels	A Oh. delay vertale	Daywood
3 dB Bandwidth	contain DIF. The ADZIASQAS	40	40	40	MHz
Operating Range	Differential or Common Mode	±12.5	±12.5	±12.5	V
X Input Offset Voltage	Wil simons six hi a marking	15	5	15	mV
	T _{min} to T _{max}	25	15 15 In	25	mV
Y Input Offset Voltage	1 1111	10	5	10	mV
	T _{min} to T _{max}	12	6	12	mV
Z Input Offset Voltage	The AD734 embodies more than	20	10	20	mV
refuterer of analysisters delec-	T _{min} to T _{max}	50	50	90	mV
Z Input PSRR (Either Supply)	f ≤ 1 kHz	54 70	66 70	54 70	dB
2 input 1 ster (Educi supply)	FINANCE STREET, STREET	50	56	50 100 500 ,2102	dB
CMRR	T_{\min} to T_{\max} f = 5 kHz	70 85	70 85	70 85	dB
Input Bias Current (X, Y, Z Inputs)	ad (A) Ag V (A) young that	50 300	50 150	50 300	nA
	T . T		300	The same of the same of the same of	A STATE OF THE PARTY OF THE PAR
full power, through the use of	T _{min} to T _{max}	50 400	50	500	nA
Input Resistance	Differential	50		50	kΩ
Input Capacitance	Differential	2	2	2	pF
DENOMINATOR INTERFACES (U0, I	J1, & U2)	DEACERD 1 A 01	n o samor (1618)	ruman) gunsas u	HEADER OF
Operating Range	MORPO SEL 10 IOTAGO FAPOLI .E	VN to VP-3	VN to VP-3	VN to VP-3	V
Denominator Range	plier accuracy and a gain-bar	1000:1	1000:1	1000:1	medigo o
Interface Resistor	U1 to U2	28	28	TCT A 28	kΩ
	Show which at SEPTA adv	aniemas toda da	d a signal banday	an annual antonione	- 1 - OO
OUTPUT AMPLIFIER (W)	Annual Salatin III FORGER SEE	SUBSTITUTE TO AN		THE DESIGNATION OF THE PARTY OF	F30 1.00
Output Voltage Swing	T _{min} to T _{max}	±12 bus 8b 04	±12 % & 18 KHW. S	±12 01 to diag a	V
Open-Loop Voltage Gain	X = Y = 0, Input to Z	72	property man a roll	Ab 72 0 mm s	dB
Dynamic Response	From X or Y Input, $CL \le 20 \text{ pF}$				SHIM D
3 dB Bandwidth	$W \le 7 \text{ V rms}$	8 10	8 10	8 10	MHz
Slew Rate	trequencies.	450	450	450	V/µs
Settling Time	+20 V or -20 V Output Step	high spead	ques, the use of u	new circuit techt	o aoites
To 1%	anatum marting assum and the re-	125	125	125	ns
To 0.1%	cries and operating condition	200	200	200	ns
Short-Circuit Current	T _{min} to T _{min}	20 50 80	20 50 80	20 50 80	mA
		100 Z 60 (4 ER 10)	ELLERAN HELL), d	THE TAX STATE AND	25odis
POWER SUPPLIES, ±V _s		oduct of the	o dibiwbiiso-nieg	and the 200 MHz	asgetz in
Operating Supply Range		±8 ±16.5			
Ouiescent Current	T _{min} to T _{max}	6 9 12	6 9 12	6 9 12	mA

NOTES

¹Figures given are percent of full scale (e.g., 0.01% = 1 mV).

²dBc refers to deciBels relative to the full scale input (carrier) level of 7 V rms.

³See Figure 10 for test circuit.

All min and max specifications are guaranteed. Specifications in Boldface are tested on all production units at final electrical test.

Specifications subject to change without notice.

Supply Voltage \pm Internal Power Dissipation ² for T_J max = 175°C	
Supply Voltage	18 V
Internal Power Dissipation ²	
for T_1 max = 175°C	mW
X, Y and Z Input Voltages	o VP
Output Short Circuit Duration Indet	inite
Storage Temperature Range	
O65°C to +1	50°C
Operating Temperature Range	
AD734A, B (Industrial)40°C to +	85°C
AD734S (Military)55°C to +1	
Lead Temperature Range (soldering 60 sec) +3	00°C
Transistor Count	. 81

NOTES

¹Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied.

²14-Pin Ceramic DIP: $\theta_{JA} = 110^{\circ}$ C/W


ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option*
AD734AN	-40°C to +85°C	Plastic DIP	N-14
AD734BN	-40°C to +85°C	Plastic DIP	N-14
AD734AQ	-40°C to +85°C	Cerdip	Q-14
AD734BQ	-40°C to +85°C	Cerdip	Q-14
AD734SQ	-55°C to +125°C	Cerdip	Q-14
AD734S Chip	-55°C to +125°C	Chip	6 sy

^{*}For outline information see Package Information section.

CHIP DIMENSIONS & BONDING DIAGRAM

Dimensions shown in inches and (mm). (Contact factory for latest dimensions.)






Figure 1. AD734 Block Diagram

FUNCTIONAL DESCRIPTION

Figure 1 is a simplified block diagram of the AD734. Operation is similar to that of the industry-standard AD534 and in many applications these parts are pin-compatible. The main functional difference is the provision for direct control of the denominator voltage, U, explained fully on the following page. Internal signals are actually in the form of currents, but the function of the AD734 can be understood using voltages throughout, as shown in this figure. Pins are named using upper-case characters (such as X1, Z2) while the *voltages* on these pins are denoted by subscripted variables (for example, X_1 , Z_2).

The AD734's differential X, Y and Z inputs are handled by wideband interfaces that have low offset, low bias current and low distortion. The AD734 responds to the difference signals $X = X_1 - X_2$, $Y = Y_1 - Y_2$ and $Z = Z_1 - Z_2$, and rejects common-mode voltages on these inputs. The X, Y and Z interfaces provide a nominal full-scale (FS) voltage of ± 10 V, but, due to the special design of the input stages, the linear range of the differential input can be as large as ± 17 V. Also unlike previous designs, the response on these inputs is not clipped abruptly above ± 15 V, but drops to a slope of one half.

The bipolar input signals X and Y are multiplied in a translinear core of novel design to generate the product XY/U. The denominator voltage, U, is internally set to an accurate, temperature-stable value of 10 V, derived from a buried-Zener reference. An uncalibrated fraction of the denominator voltage U appears between the voltage reference pin (ER) and the negative supply pin (VN), for use in certain applications where a temperature-compensated voltage reference is desirable. The internal denominator, U, can be disabled, by connecting the denominator disable Pin 13 (DD) to the positive supply pin (VP); the denominator can then be replaced by a fixed or variable external voltage ranging from 10 mV to more than 10 V.

The high-gain output op-amp nulls the difference between XY/U and an additional signal Z, to generate the final output W. The actual transfer function can take on several forms, depending on the connections used. The AD734 can perform all of the functions supported by the AD534, and new functions using the direct-division mode provided by the U-interface.

Each input pair (X1 and X2, Y1 and Y2, Z1 and Z2) has a differential input resistance of $50~k\Omega$; this is formed by "real" resistors (not a small-signal approximation) and is subject to a tolerance of $\pm 20\%$. The common-mode input resistance is several megohms and the parasitic capacitance is about 2 pF.

The bias currents associated with these inputs are nulled by laser-trimming, such that when one input of a pair is optionally ac-coupled and the other is grounded, the residual offset voltage is typically less than 5 mV, which corresponds to a bias current of only 100 nA. This low bias current ensures that mismatches in the sources resistances at a pair of inputs does not cause an offset error. These currents remain low over the full temperature range and supply voltages.

The common-mode range of the X, Y and Z inputs does not fully extend to the supply rails. Nevertheless, it is often possible to operate the AD734 with one terminal of an input pair connected to either the positive or negative supply, unlike previous multipliers. The common-mode resistance is several megohms.

The full-scale output of ± 10 V can be delivered to a load resistance of 1 $k\Omega$ (although the specifications apply to the standard multiplier load condition of 2 $k\Omega$). The output amplifier is stable driving capacitive loads of at least 100 pF, when a slight increase in bandwidth results from the peaking caused by this capacitance. The 450 V/ μs slew rate of the AD734's output amplifier ensures that the bandwidth of 10 MHz can be maintained up to the full output of 20 V pk-pk. Operation at reduced supply voltages is possible, down to ± 8 V, with reduced signal levels.

Available Transfer Functions

The uncommitted (open-loop) transfer function of the AD734 is

$$W = A_O \left\{ \frac{(X_1 - X_2)(Y_1 - Y_2)}{U} - (Z_1 - Z_2) \right\}, \tag{1}$$

where A_O is the open-loop gain of the output op-amp, typically 72 dB. When a negative feedback path is provided, the circuit will force the quantity inside the brackets essentially to zero, resulting in the equation

$$(X_1 - X_2)(Y_1 - Y_2) = U(Z_1 - Z_2). (2)$$

This is the most useful generalized transfer function for the AD734; it expresses a balance between the product XY and the product UZ. The absence of the output, W, in this equation only reflects the fact that we have not yet specified which of the inputs is to be connected to the op-amp output.

Most of the functions of the AD734 (including division, unlike the AD534 in this respect) are realized with Z_1 connected to W. So, substituting W in place of Z_1 in the above equation results in an output.

$$W = \frac{(X_1 - X_2)(Y_1 - Y_2)}{U} + Z_2.$$
 (3)

The free input Z2 can be used to sum another signal to the output; in the absence of a product signal, W simply follows the voltage at Z2 with the full 10 MHz bandwidth. When not needed for summation, Z2 should be connected to the ground associated with the load circuit. We can show the allowable polarities in the following shorthand form:

$$(\pm W) = \frac{(\pm X)(\pm Y)}{(+U)} + \pm Z.$$
 (4)

In the recommended direct divider mode, the Y input is set to a fixed voltage (typically 10 V) and U is varied directly; it may have any value from 10 mV to 10 V. The magnitude of the ratio X/U cannot exceed 1.25; for example, the peak X-input for U = 1 V is $\pm 1.25 \text{ V}$. Above this level, clipping occurs at the positive and negative extremities of the X-input. Alternatively, the AD734 can be operated using the standard (AD534) divider connections (Figure 8), when the negative feedback path is estab-

lished via the Y₂ input. Substituting W for Y₂ in Equation (2),

Understanding the AD734

we get

$$W = U \frac{(Z_2 - Z_1)}{(X_1 - X_2)} + Y_1.$$
 (5)

In this case, note that the variable X is now the denominator, and the above restriction ($X/U \le 1.25$) on the magnitude of the X input does not apply. However, X must be positive in order for the feedback polarity to be correct. Y_1 can be used for summing purposes or connected to the load ground if not needed. The shorthand form in this case is

$$(\pm W) = (+ U) \frac{(\pm Z)}{(+X)} + (\pm Y).$$
 (6)

In some cases, feedback may be connected to two of the available inputs. This is true for the square-rooting connections (Figure 9), where W is connected to both X_1 and Y_2 . Setting $X_1 = W$ and $Y_2 = W$ in Equation (2), and anticipating the possibility of again providing a summing input, so setting $X_2 = S$ and $Y_1 = S$, we find, in shorthand form

$$(\pm W) = \sqrt{(+U)(+Z)} + (\pm S).$$
 (7)

This is seen more generally to be the geometric-mean function, since both U and Z can be variable; operation is restricted to one quadrant. Feedback may also be taken to the U-interface. Full details of the operation in these modes is provided in the appropriate section of this data sheet.

Direct Denominator Control

A valuable new feature of the AD734 is the provision to replace the internal denominator voltage, U, with any value from +10 mV to +10 V. This can be used (1) to simply alter the multiplier scaling, thus improve accuracy and achieve reduced noise levels when operating with small input signals; (2) to implement an accurate two-quadrant divider, with a 1000:1 gain range and an asymptotic gain-bandwidth product of 200 MHz; (3) to achieve certain other special functions, such as AGC or

Figure 2 shows the internal circuitry associated with denominator control. Note first that the denominator is actually proportional to a current, Iu, having a nominal value of 356 μ A for U = 10 V, whereas the primary reference is a voltage, generated by a buried-Zener circuit and laser-trimmed to have a very low temperature coefficient. This voltage is nominally 8 V with a tolerance of \pm 10%.




Figure 2. Denominator Control Circuitry

After temperature-correction (block TC), the reference voltage is applied to transistor Qd and trimmed resistor Rd, which generate the required reference current. Transistor Qu and resistor Ru are not involved in setting up the internal denominator, and their associated control pins U0, U1 and U2 will normally be grounded. The reference voltage is also made available, via the 100 kΩ resistor Rr, at Pin 9 (ER); the purpose of Qr is explained below.

When the control pin DD (denominator disable) is connected to VP, the internal source of Iu is shut off, and the collector current of Qu must provide the denominator current. The resistor Ru is laser-trimmed such that the multiplier denominator is exactly equal to the voltage across it (that is, across pins U1 and U2). Note that this trimming only sets up the correct internal ratio; the absolute value of Ru (nominally 28 k Ω) has a tolerance of $\pm 20\%$. Also, the alpha of Qu, (typically 0.995) which might be seen as a source of scaling error, is canceled by the alpha of other transistors in the complete circuit.

In the simplest scheme (Figure 3), an externally-provided control voltage, V_G , is applied directly to U0 and U2 and the resulting voltage across Ru is therefore reduced by one $V_{\rm BE}$. For example, when $V_G=2$ V, the actual value of U will be about 1.3 V. This error will not be important in some closed-loop applications, such as automatic gain control (AGC), but clearly is not acceptable where the denominator value must be well-defined. When it is required to set up an accurate, fixed value of U, the on-chip reference may be used. The transistor Qr is provided to cancel the $V_{\rm BE}$ of Qu, and is biased by an external resistor, R2, as shown in Figure 4. R1 is chosen to set the desired value of U and consists of a fixed and adjustable resistor.




Figure 3. Low-Accuracy Denominator Control




Figure 4. Connections for a Fixed Denominator

Denominator	R1 (Fixed)	R1 (Variable)	R2
5 Villeamon III	34.8 kΩ	20 kΩ	120 kΩ
3 Viv sidelieva	64.9 kΩ	20 kΩ	220 kΩ
2 V a 8 10 10 10	86.6 kΩ	50 kΩ	300 kΩ
1 V	174 kΩ	100 kΩ	620 kΩ

Table I. Component Values for Setting Up Nonstandard Denominator Values

The denominator can also be current controlled, by grounding Pin 3 (U0) and withdrawing a current of Iu from Pin 4 (U1). The nominal scaling relationship is $U=28\times Iu$, where u is expressed in volts and Iu is expressed in milliamps. Note, however, that while the linearity of this relationship is very good, it is subject to a scale tolerance of $\pm 20\%$. Note that the common mode range on Pins 3 through 5 actually extends from 4 V to 36 V below VP, so it is not necessary to restrict the connection of U0 to ground if it should be desirable to use some other voltage.

The output ER may also be buffered, re-scaled and used as a general-purpose reference voltage. It is generated with respect to the negative supply line Pin 8 (VN), but this is acceptable when driving one of the signal interfaces. An example is shown in Figure 12, where a fixed numerator of 10 V is generated for a divider application. There, Y_2 is tied to VN but Y_1 is 10 V above this; therefore the common-mode voltage at this interface is still 5 V above VN, which satisfies the internal biasing requirements (see Specifications Table).

OPERATION AS A MULTIPLIER

All of the connection schemes used in this section are essentially identical to those used for the AD534, with which the AD734 is pin-compatible. The only precaution to be noted in this regard is that in the AD534, Pins 3, 5, 9, and 13 are not internally connected and Pin 4 has a slightly different purpose. In many cases, an AD734 can be directly substituted for an AD534 with immediate benefits in static accuracy, distortion, feedthrough, and speed. Where Pin 4 was used in an AD534 application to achieve a reduced denominator voltage, this function can now be much more precisely implemented with the AD734 using alternative connections (see Direct Denominator Control, page 5).

Operation from supplies down to ± 8 V is possible. The supply current is essentially independent of voltage. As is true of all high speed circuits, careful power-supply decoupling is important in maintaining stability under all conditions of use. The decoupling capacitors should always be connected to the load ground, since the load current circulates in these capacitors at high frequencies. Note the use of the special symbol (a triangle with the letter 'L' inside it) to denote the load ground.

Standard Multiplier Connections

Figure 5 shows the basic connections for multiplication. The X and Y inputs are shown as optionally having their negative nodes grounded, but they are fully differential, and in many applications the grounded inputs may be reversed (to facilitate interfacing with signals of a particular polarity, while achieving some desired output polarity) or both may be driven.

The AD734 has an input resistance of 50 k Ω \pm 20% at the X, Y, and Z interfaces, which allows ac-coupling to be achieved




Figure 5. Basic Multiplier Circuit

with moderately good control of the high-pass (HP) corner frequency; a capacitor of 0.1 μ F provides a HP corner frequency of 32 Hz. When a tighter control of this frequency is needed, or when the HP corner is above about 100 kHz, an external resistor should be added across the pair of input nodes.

At least one of the two inputs of any pair must be provided with a dc path (usually to ground). The careful selection of ground returns is important in realizing the full accuracy of the AD734. The Z2 pin will normally be connected to the load ground, which may be remote, in some cases. It may also be used as an optional summing input (see Equations (3) and (4), above) having a nominal FS input of ±10 V and the full 10 MHz bandwidth.

In applications where high absolute accuracy is essential, the scaling error caused by the finite resistance of the signal source(s) may be troublesome; for example, a 50 Ω source resistance at just one input will introduce a gain error of -0.1%; if both the X- and Y-inputs are driven from 50 Ω sources, the scaling error in the product will be -0.2%. Provided the source resistance(s) are known, this gain error can be completely compensated by including the appropriate resistance (50 Ω or 100 Ω , respectively, in the above cases) between the output W (Pin 12) and the Z1 feedback input (Pin 11). If Rx is the total source resistance associated with the X1 and X2 inputs, and Ry is the total source resistance associated with the Y1 and Y2 inputs, and neither Rx nor Ry exceeds 1 k Ω , a resistance of Rx+Ry in series with pin Z1 will provide the required gain restoration.

Pins 9 (ER) and 13 (DD) should be left unconnected in this application. The U-inputs (Pins 3, 4 and 5) are shown connected to ground; they may alternatively be connected to VN, if desired. In applications where Pin 2 (X2) happens to be driven with a high-amplitude, high-frequency signal, the capacitive coupling to the denominator control circuitry via an ungrounded Pin 3 can cause high-frequency distortion. However, the AD734 can be operated without modification in an AD534 socket, and these three pins left unconnected, with the above caution noted.




Figure 6. Conversion of Output to a Current

a current. In correlation applications, for example, multiplication is followed by integration; if the output is in the form of a current, a simple grounded capacitor can perform this function. Figure 6 shows how this can be achieved. The op-amp forces the voltage across Z1 and Z2, and thus across the resistor $R_{\rm S}$, to be the product XY/U. Note that the input resistance of the Z interface is in shunt with $R_{\rm S}$, which must be calculated accordingly.

The smallest FS current is simply ± 10 V/50 $k\Omega,$ or $\pm 200~\mu A,$ with a tolerance of about 20%. To guarantee a 1% conversion tolerance without adjustment, R_S must be less than 2.5 $k\Omega.$ The maximum full scale output current should be limited to about ± 10 mA (thus, $R_S=1~k\Omega).$ This concept can be applied to all connection modes, with the appropriate choice of terminals.

Squaring and Frequency-Doubling

Squaring of an input signal, E, is achieved simply by connecting the X and Y inputs in parallel; the phasing can be chosen to produce an output of E^2/U or $-E^2/U$ as desired. The input may have either polarity, but the basic output will either always be positive or negative; as for multiplication, the Z2 input may be used to add a further signal to the output.

When the input is a sinewave, a squarer behaves as a frequency-doubler, since

$$(E\sin\omega t)^2 = E^2 (1 - \cos 2\omega t)/2 \tag{8}$$

Equation (8) shows a dc term at the output which will vary strongly with the amplitude of the input, E. This dc term can be avoided using the connection shown in Figure 7, where an RC-network is used to generate two signals whose product has no dc term. The output is

$$W = 4 \left\{ \frac{E}{\sqrt{2}} \sin \left(\omega t + \frac{\pi}{4} \right) \right\} \left\{ \frac{E}{\sqrt{2}} \sin \left(\omega t - \frac{\pi}{4} \right) \right\} \left(\frac{1}{10 \text{ V}} \right) (9)$$

for $\omega = 1/CR1$, which is just

$$W = E^2(\cos 2\omega t)/(10 V) \tag{10}$$

which has no dc component. To restore the output to $\pm 10~V$ when E=10~V, a feedback attenuator with an approximate ratio of 4 is used between W and Z1; this technique can be used wherever it is desired to achieve a higher overall gain in the transfer function.

In fact, the values of R3 and R4 include additional compensation for the effects of the 50 $k\Omega$ input resistance of all three interfaces; R2 is included for a similar reason. These resistor values should not be altered without careful calculation of the consequences; with the values shown, the center frequency f_0 is 100 kHz for C = 1 nF. The amplitude of the output is only a weak function of frequency: the output amplitude will be 0.5% too low at $f=0.9f_0$ and $f=1.1f_0$. The cross-connection is simply to produce the cosine output with the sign shown in Equation (10); however, the sign in this case will rarely be important.




Figure 7. Frequency Doubler

OPERATION AS A DIVIDER

The AD734 supports two methods for performing analog division. The first is based on the use of a multiplier in a feedback loop. This is the standard mode recommended for multipliers having a fixed scaling voltage, such as the AD534, and will be described in this Section. The second uses the AD734's unique capability for externally varying the scaling (denominator) voltage directly, and will be described in the next section.

Feedback Divider Connections

Figure 8 shows the connections for the standard (AD534) divider mode. Feedback from the output, W, is now taken to the Y2 (inverting) input, which, provided that the X-input is positive, establishes a negative feedback path. Y1 should normally be connected to the ground associated with the load circuit, but may optionally be used to sum a further signal to the output. If desired, the polarity of the Y-input connections can be reversed, with W connected to Y1 and Y2 used as the optional summation input. In this case, either the polarity of the X-input connections must be reversed, or the X-input voltage must be negative.




Figure 8. Standard (AD534) Divider Connection

The numerator input, which is differential and can have either polarity, is applied to pins Z1 and Z2. As with all dividers based on feedback, the bandwidth is directly proportional to the denominator, being 10 MHz for X = 10 V and reducing to 100 kHz for X = 100 mV. This reduction in bandwidth, and the increase in output noise (which is inversely proportional to the denominator voltage) preclude operation much below a denominator of 100 mV. Division using direct control of the denominator (Figure 10) does not have these shortcomings.




Figure 9. Connection for Square Rooting

Connections for Square-Rooting

The AD734 may be used to generate an output proportional to the square-root of an input using the connections shown in Figure 9. Feedback is now via both the X and Y inputs, and is always negative because of the reversed-polarity between these two inputs. The Z input must have the polarity shown, but because it is applied to a differential port, either polarity of input can be accepted with reversal of Z1 and Z2, if necessary. The diode D, which can be any small-signal type (1N4148 being suitable) is included to prevent a latching condition which could occur if the input momentarily was of the incorrect polarity of the input, the output will be always negative.

Note that the loading on the output side of the diode will be provided by the 25 $k\Omega$ of input resistance at X1 and Y2, and by the user's load. In high speed applications it may be beneficial to include further loading at the output (to 1 $k\Omega$ minimum) to speed up response time. As in previous applications, a further signal, shown here as S, may be summed to the output; if this option is not used, this node should be connected to the load ground.

DIVISION BY DIRECT DENOMINATOR CONTROL

The AD734 may be used as an analog divider by directly varying the denominator voltage. In addition to providing much higher accuracy and bandwidth, this mode also provides greater flexibility, because all inputs remain available. Figure 10 shows the connections for the general case of a three-input multiplier divider, providing the function

$$W = \frac{(X_1 - X_2)(Y_1 - Y_2)}{(U_1 - U_2)} + Z_2, \tag{11}$$

where the X, Y, and Z signals may all be positive or negative, but the difference $U=U_1-U_2$ must be positive and in the range +10 mV to +10 V. If a negative denominator voltage must be used, simply ground the noninverting input of the op amp. As previously noted, the X input must have a magnitude of less than 1.25U.




Figure 10. Three-Variable Multiplier/Divider Using Direct Denominator Control

This connection scheme may also be viewed as a variable-gain element, whose output, in response to a signal at the X input, is controllable by both the Y input (for attenuation, using Y less than U) and the U input (for amplification, using U less than Y). The ac performance is shown in Figure 11; for these results, Y was maintained at a constant 10 V. At U=10 V, the gain is unity and the circuit bandwidth is a full 10 MHz. At U=1 V, the gain is 20 dB and the bandwidth is essentially unaltered. At U=100 mV, the gain is 40 dB and the bandwidth is 2 MHz. Finally, at U=10 mV, the gain is 60 dB and the bandwidth is 2 MHz.




Figure 11. Three-Variable Multiplier/Divider Performance

The 2 $M\Omega$ resistor is included to improve the accuracy of the gain for small denominator voltages. At high gains, the X input offset voltage can cause a significant output offset voltage. To eliminate this problem, a low-pass feedback path can be used from W to X2; see Figure 13 for details.

Where a numerator of 10 V is needed, to implement a two-quadrant divider with fixed scaling, the connections shown in Figure 12 may be used. The reference voltage output appearing between Pin 9 (ER) and Pin 8 (VN) is amplified and buffered by the second op amp, to impose 10 V across the Y1/Y2 input. Note that Y2 is connected to the negative supply in this application. This is permissable because the common-mode voltage is still high enough to meet the internal requirements. The transfer function is

$$W = 10V \left(\frac{X_1 - X_2}{U_1 - U_2} \right) + Z_2.$$
 (12)

The ac performance of this circuit remains as shown in Figure 11.




Figure 12. Two-Quadrant Divider with Fixed 10 V Scaling

A PRECISION AGC LOOP

The variable denominator of the AD734 and its high gainbandwidth product make it an excellent choice for precise automatic gain control (AGC) applications. Figure 13 shows a suggested method. The input signal, E_{IN}, which may have a peak amplitude of from 10 mV to 10 V at any frequency from 100 Hz to 10 MHz, is applied to the X input, and a fixed positive voltage E_C to the Y input. Op amp A2 and capacitor C2 form an integrator having a current summing node at its inverting input. (The AD712 dual op amp is a suitable is a suitable choice for this application.) In the absence of an input, the current in D2 and R2 causes the integrator output to ramp negative, clamped by diode D3, which is included to reduce the time required for the loop to establish a stable, calibrated, output level once the circuit has received an input signal. With no input to the denominator (U0 and U2), the gain of the AD734 is very high (about 70 dB), and thus even a small input causes a substantial output.




Figure 13. Precision AGC Loop

Diode D1 and C1 form a peak detector, which rectifies the output and causes the integrator to ramp positive. When the current in R1 balances the current in R2, the integrator output holds the denominator output at a constant value. This occurs when there is sufficient gain to raise the amplitude of $E_{\rm IN}$ to that required to establish an output amplitude of $E_{\rm C}$ over the range of $+1~\rm V$ to $+10~\rm V$. The X input of the AD734, which has finite offset voltage, could be troublesome at the output at high gains. The output offset is reduced to that of the X input (one or two millivolts) by the offset loop comprising R3, C3, and buffer A1. The low pass corner frequency of 0.16 Hz is transformed to a high-pass corner that is multiplied by the gain (for example, 160 Hz at a gain of 1000).

In applications not requiring operation down to low frequencies, amplifier A1 can be eliminated, but the AD734's input resistance of 50 k Ω between X1 and X2 will reduce the time constant and increase the input offset. Using a non-polar 20 μF tantalum capacitor for C1 will result in the same unity-gain high-pass corner; in this case, the offset gain increases to 20, still very acceptable.

Figure 14 shows the error in the output for sinusoidal inputs at 100 Hz, 100 kHz, and 1 MHz, with $E_{\rm C}$ set to +10 V. The output error for any frequency between 300 Hz and 300 kHz is similar to that for 100 kHz. At low signal frequencies and low input amplitudes, the dynamics of the control loop determine the gain error and distortion; at high frequencies, the 200 MHz gain-bandwidth product of the AD734 limit the available gain.

The output amplitude tracks $E_{\rm C}$ over the range +1~V to slightly more than +10~V.




Figure 14. AGC Amplifier Output Error vs. Input Voltage

WIDEBAND RMS-DC CONVERTER USING U INTERFACE

The AD734 is well suited to such applications as implicit RMS-DC conversion, where the AD734 implements the function

$$V_{RMS} = \frac{avg \left[V_{IN}^2\right]}{V_{RMS}} \tag{13}$$

using its direct divide mode. Figure 15 shows the circuit.




Figure 15. A 2-Chip, Wideband RMS-DC Converter

In this application, the AD734 and an AD708 dual op amp serve as a 2-chip RMS-DC converter with a 10 MHz bandwidth. Figure 16 shows the circuit's performance for square-, sine-, and triangle-wave inputs. The circuit accepts signals as high as 10 V p-p with a crest factor of 1 or 1 V p-p with a crest factor of 10. The circuit's response is flat to 10 MHz with an input of 10 V, flat to almost 5 MHz for an input of 1 V, and to almost 1 MHz for inputs of 100 mV. For accurate measurements of input levels below 100 mV, the AD734's output offset (Z interface) voltage, which contributes a dc error, must be trimmed out.

In Figure 15's circuit, the AD734 squares the input signal, and its output $(V_{\rm IN}^2)$ is averaged by a low-pass filter that consists of R1 and C1 and has a corner frequency of 1 Hz. Because of the implicit feedback loop, this value is both the output value, $V_{\rm RMS}$, and the denominator in Equation (13). U2a and U2b, an AD708 dual dc precision op amp, serve as unity-gain buffers, supplying both the output voltage and driving the U interface.




Figure 16. RMS-DC Converter Performance

LOW DISTORTION MIXER

The AD734's low noise and distortion make it especially suitable for use as a mixer, modulator, or demodulator. Although the AD734's –3 dB bandwidth is typically 10 MHz and is established by the output amplifier, the bandwidth of its X and Y interfaces and the multiplier core are typically in excess of 40 MHz. Thus, provided that the desired output signal is less than 10 MHz, as would typically be the case in demodulation, the AD734 can be used with both its X and Y input signals as high as 40 MHz. One test of mixer performance is to linearly combine two closely spaced, equal-amplitude sinusoidal signals and then mix them with a third signal to determine the mixer's 2-tone Third-Order Intermodulation Products.




Figure 17. AD734 Mixer Test Circuit

Figure 17 shows a test circuit for measuring the AD734's performance in this regard. In this test, two signals, at 10.05 MHz and 9.95 MHz are summed and applied to the AD734's X interface. A second 9 MHz signal is applied to the AD734's Y interface. The voltage at the U interface is set to 2 V to use the full dynamic range of the AD734. That is, by connecting the W and Z1 pins together, grounding the Y2 and X2 pins, and setting U=2 V, the overall transfer function is

$$W = \frac{X_1 Y_1}{2 V} \tag{14}$$

and W can be as high as 20 V p–p when X1=2 V p–p and Y1=10 V p–p. The 2 V p–p signal level corresponds to +10 dBm into a 50 Ω input termination resistor connected from X1 or Y1 to ground.

If the two X1 inputs are at frequencies f_1 and f_2 and the frequency at the Y1 input is f_0 , then the two-tone third-order intermodulation products should appear at frequencies $2f_1-f_2\pm f_0$ and $2f_2-f_1\pm f_0$. Figures 18 and 19 show the output spectra of the AD734 with $f_1=9.95$ MHz, $f_2=10.05$ MHz, and $f_0=9.00$ MHz for a signal level of f_1 & f_2 of 6 dBm and f_0 of +24 dBm in Figure 18 and f_1 & f_2 of 0 dBm and f_0 of +24 dBm in Figure 19. This performance is without external trimming of the AD734's X and Y input-offset voltages.

The possible Two Tone Intermodulation Products are at 2 \times 9.95 MHz - 10.05 MHz \pm 9.00 MHz and 2 \times 10.05 - 9.95 MHz \pm 9.00 MHz; of these only the third-order products at 0.850 MHz and 1.150 MHz are within the 10 MHz bandwidth of the AD734; the desired output signals are at 0.950 MHz and 1.050 MHz. Note that the difference (Figure 18) between the desired outputs and third-order products is approximately 78 dB, which corresponds to a computed third-order intercept point of +46 dBm.




Figure 18. AD734 Third-Order Intermodulation Performance for $f_1=9.95$ MHz, $f_2=10.05$ MHz, and $f_0=9.00$ MHz and for Signal Levels of f_1 & f_2 of 6 dBm and f_0 of +24 dBm. All Displayed Signal Levels Are Attenuated 20 dB by the 10X Probe Used to Measure the Mixer's Output




Figure 19. AD734 Third-Order Intermodulation Performance for $f_1 = 9.95$ MHz, $f_2 = 10.05$ MHz, and $f_0 = 9.00$ MHz and for Signal Levels of f_1 & f_2 of 0 dBm and f_0 of +24 dBm. All Displayed Signal Levels Are Attenuated 20 dB by the 10X Probe Used to Measure the Mixer's Output

Typical Characteristics—AD734




Figure 20. Differential Gain at 3.58 MHz and $R_L = 2 k\Omega$




Figure 21. Differential Phase at 3.58 MHz and $R_L = 2 k\Omega$




Figure 22. Gain Flatness, 300 kHz to 10 MHz, $R_{\rm L} = 500~\Omega$




Figure 23. CMRR vs. Frequency




Figure 24. PSRR vs. Frequency




Figure 25. Feedthrough vs. Frequency




Figure 26. THD vs. Frequency, U = 2 V




Figure 27. THD vs. Frequency, U = 10 V




Figure 28. THD vs. Signal Level, f = 1 MHz

9




Figure 29. Gain vs. Frequency vs. C_{LOAD}




Figure 30. Phase vs. Frequency vs.




Figure 31. Pulse Response vs. C_{LOAD} , C_{LOAD} = 0 pF, 47 pF, 100 pF, 200 pF




Figure 32. Output Swing vs. Supply Voltage




Figure 33. Output Amplitude vs. Input Frequency, When Used as Demodulator




Figure 34. Vos Drift, X Input




Figure 35. Vos Drift, Z Input




Figure 36. Vos Drift, Y Input



500MHz Four-Quadrant Multiplier

AD834

FEATURES

DC to >500MHz Operation
Differential ±1V Full Scale Inputs
Differential ±4mA Full Scale Output Current
Low Distortion (≤0.05% for 0dBm Input)
Supply Voltages from ±4V to ±9V
Low Power (280mW typical at V_s=±5V)

APPLICATIONS

High Speed Real Time Computation
Wideband Modulation and Gain Control
Signal Correlation and RF Power Measurement
Voltage Controlled Filters and Oscillators
Linear Keyers for High Resolution Television
Wideband True RMS

PRODUCT DESCRIPTION


The AD834 is a monolithic laser-trimmed four-quadrant analog multiplier intended for use in high frequency applications, having a transconductance bandwidth (R_L =50 Ω) in excess of 500MHz from either of the differential voltage inputs. In multiplier modes, the typical total full scale error is 0.5%, dependent on the application mode and the external circuitry. Performance is relatively insensitive to temperature and supply variations, due to the use of stable biasing based on a bandgap reference generator and other design features.

To preserve the full bandwidth potential of the high speed bipolar process used to fabricate the AD834, the outputs appear as a differential pair of currents at open collectors. To provide a single ended ground referenced voltage output, some form of external current to voltage conversion is needed. This may take the form of a wideband transformer, balun, or active circuitry such as an op amp. In some applications (such as power measurement) the subsequent signal processing may not need to have high bandwidth.

The transfer function is accurately trimmed such that when $X=Y=\pm 1V$, the differential output is $\pm 4mA$. This absolute calibration allows the outputs of two or more AD834s to be summed with precisely equal weighting, independent of the accuracy of the load circuit.

The AD834J is specified for use over the commercial temperature range of 0 to $+70^{\circ}$ C and is available in an 8-pin plastic DIP package and an 8-pin plastic SOIC package. AD834A is available in cerdip for operation over the industrial temperature range of -40° C to $+85^{\circ}$ C. The AD834S/883B is specified for operation over the military temperature range of -55° C to $+125^{\circ}$ C and is available in the 8-pin cerdip package. S-Grade chips are also available.

FUNCTIONAL BLOCK DIAGRAM



Two application notes featuring the AD834 (AN-212 and AN-216) can now be obtained by calling 1-800-ANALOG-D. For additional applications circuits, consult the AD811 data sheet.

PRODUCT HIGHLIGHTS

- The AD834 combines high static accuracy (low input and output offsets and accurate scale factor) with very high bandwidth. As a four-quadrant multiplier or squarer, the response extends from dc to an upper frequency limited mainly by packaging and external board layout considerations. A large signal bandwidth of over 500MHz is attainable under optimum conditions.
- The AD834 can be used in many high speed nonlinear operations, such as square rooting, analog division, vector addition and rms-to-dc conversion. In these modes, the bandwidth is limited by the external active components.
- Special design techniques result in low distortion levels (better than -60dB on either input) at high frequencies and low signal feedthrough (typically -65dB up to 20MHz).
- 4. The AD834 exhibits low differential phase error over the input range—typically 0.08° at 5MHz and 0.8° at 50MHz. The large signal transient response is free from overshoot, and has an intrinsic rise time of 500ps, typically settling to within 1% in under 5ns.
- The nonloading, high impedance, differential inputs simplify the application of the AD834.

AD834 — SPECIFICATIONS ($T_A=+25^{\circ}C$ and $\pm V_S=\pm5V$, unless otherwise noted; dBm assumes 50Ω load.)

			AD	834J		AD834A, S		YI.	
lodel	Conditions	Min	Тур		Max	Min	Тур	Max	Units
IULTIPLIER PERFORMANCE		0170401					Maria Alexandra (S. 1981)		V RESIDENCE
Transfer Function			w =	$\frac{XY}{(1V)^2} \times 4mA$		w	$=\frac{XY}{(1V)^2}\times 4n$	ıΑ	
Total Error ¹ (Figure 6)	-1V≤X,Y<+1V		±0.5	(1V)	±2		±0.5	±2	% FS
vs. Temperature	T _{min} to T _{max}		_0.5				±1.5	±3	% FS
vs. Supplies ²	±4V to ±6V	B (3 1 1 1 1	0.1		0.3		0.1	0.3	% FS/V
Linearity ³	=4V to =0V	[E. 15,5]	±0.5		±1		±0.5	±1	% FS
Bandwidth ⁴	See Figure 5	500	-0.5		-1	500	nomaraqC	STITIFIE	MHz
		300	0.2		0.3	200	0.2	0.3	% FS
Feedthrough, X	X=±1V, Y=Nulled		0.2				0.1		% FS
Feedthrough, Y	X=Nulled, Y=±1V		0.1		0.2		1.0 xot #780.0s		% F3
AC Feedthrough, X ⁵	X=0dBm, Y=Nulled	Pack to b			famil				
A CONTRACTOR OF THE PARTY OF TH	f=10MHz		-65				-65 mon		dB
1-(3)-	f=100MHz		-50		(V8:		-50		dB
AC Feedthrough, Y ⁵	X=Nulled, Y=0dBm								CA INC. LOWER
	f=10MHz		-70				-70		dB
The (1) engineer in	f=100MHz	100	-50			neitsha	-50	tasH bi	dB
NPUTS (X1, X2, Y1, Y2)	0	1		HI FAMILLIA	ioni		stion and (Inpolvi	Principani
Full Scale Range	Differential		±1		DESTRUCT		±18 bas s		Vangia
Clipping Level	Differential	±1.1	±1.3		67076	±1.1	±1.3		V
Input Resistance	Differential		25				25		kΩ
Offset Voltage		1 - 1 -	0.5		3		0.5	3	mV
vs. Temperature	T _{min} to T _{max}		10				10	H BUILT	μV/°C
Vo. Temperature	min to max	1	10		4		10	4	mV
vs. Supplies ²	±4V to ±6V		100		300		100	300	μV/V
Bias Current	=4V to =0V	1000	45		300		45	300	μΑ
Common Mode Rejection	f≤100kHz; 1V p-p		70		R My		70 40 77		dB
	Y=1V; X=±1V	day and	0.2		0.5			0.5	% FS
Nonlinearity, X		(917-N)			0.5		0.2	0.5	
Nonlinearity, Y	$X=1V; Y=\pm 1V$	tibbs so?	0.1		0.3		0.1	0.3	% FS
Distortion, X	X=0dBm, Y=1V	tend			(0002=		-60		dB
	f=10MHz		-60				-00		
	f=100MHz		-44				-44		dB
Distortion, Y	X=1V, Y=0dBM	ROBBOR							e randes,
ic accuracy (low input and	f=10MHz	A SET.	-65			o lagrantic			dB
e factor) with vevy high bend-	f=100MHz	1465330	-50	variations.	vloqua	bas omn	-50	witiestoan	dB
UTPUTS (W1, W2)	As a four-quadrant mul	dabina							es eds or
Zero Signal Current	Each Output	horacon	8.5				8.5		mA
Differential Offset	X=0, Y=0	Dark Street Wall	±20		±60		±20	±60	μA
vs. Temperature	T _{min} to T _{max}	BEXOL	40		irl entri	o Inimate	40		nA/°C
-tiejo robial siduaistra si siti	Mode 15 to max dibrwbase	signal							μΑ το
Scaling Current	Differential	3.96	4		4.04		4		mA
Output Compliance		4.75				4.75		9	V
manda assertance souch when Are	f=10Hz to 1MHz	ET MILE .	16			THE WASHINGTON	V heogetele		nV/√F
Noise Spectral Density	Outputs into 50Ω Load	Lions,	10			sion is no	10100 53811		HV/ VI
hese modes, the handwidth in	Outputs into 3022 Eoud	the base		AMBORIO AN	In 10 .	11 87 19	magianest be	und shi w	to enol
OWER SUPPLIES	by the external active of	initial			RE ROLL				O IUS 28 B
Operating Range	Compression of the Control of the Co	±4			±9	±4		±9	ris Vinsans
Quiescent Current ⁶	T _{min} to T _{max}	Manage W							ed doid w
w+V _s is enumerated and the (1	ogai tamis no 8500- n	HI 151	11		14	16 1 1/2	11	14	mA
65dB up to 20MHz) V	feedthrough (typically -	Langue	28	that when	35	y minme	28	35	mA
EMPERATURE RANGE	SPIN and Albinder Know	a suite		is absolute	dr An	phit si tu	gruo lainere	the diffe	VIIE
Operating, Rated Performance	COLUMN CARDENZO PEDG	A adT							le environel
Commercial (0 to +70°C)	ange -typically 0.08" at	meni	AD83	4J, JR-REEL					Asian Sanara
Military (-55°C to +125°C)	ges signal transient resp	al sell		3, 3-3, 10		o Ginna	AD834S		DIM DOUGH
Industrial (-40°C to +85°C)	s un intrinsic rist time c	ad brin					AD834A		neacy of a
	THE DESIGNATION OF REAL	oldina.		- STORY TO S	TERRITORIA	510 1991	DZE TOT DEL	TOSSOT N	THERETA S
PACKAGE OPTIONS ⁷	THE PARTY OF STREET	Parameter Contract		Tarrana and		1 1 1 1			to moreon
8-Pin SOIC (R)	miosding, high impedan	n ofT .	AD83	TJIC					IN ABILDS A
	reloading, high impedar		AD83	-Enve at AM		C packsy	AD834AQ .D834SQ/8831		bus saga

NOTES

¹Error is defined as the maximum deviation from the ideal output, and expressed as a percentage of the full scale output.

 $^{^2}$ Both supplies taken simultaneously; sinusoidal input at f \leq 10kHz.

³Linearity is defined as residual error after compensating for input offset voltage, output offset current and scaling current errors.

⁴Bandwidth is guaranteed when configured in squarer mode. See Figure 5.

⁵Sine input; relative to full scale output; zero input port nulled; represents feedthrough of the fundamental.

Negative supply current is equal to the sum of positive supply current, the signal currents into each output, W1 and W2, and the input bias currents.

⁷For outline information see Package Information section.

Specifications in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels.

Specifications subject to change without notice.

ARSOLUTE MAXIMUM RATINGS1

Supply Voltage (+V _S to -V _S)
Internal Power Dissipation 500mW
Input Voltages (X1, X2, Y1, Y2) + V _S
Operating Temperature Range
AD834J 0 to +70°C
AD834A40°C to +85°C
AD834S/883B
Storage Temperature Range (Q)65°C to +150°C
Storage Temperature Range (R, N)65°C to +125°C
Lead Temperature, Soldering 60sec +300°C

NOTE

¹Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


THERMAL CHARACTERISCS and search and stopping a SSA fine

	θ_{JC}	θ_{JA}
8-Pin Cerdip Package (Q)	30°C/W	110°C/W
8-Pin Plastic SOIC (R)	45°C/W	165°C/W
8-Pin Plastic Mini-DIP (N)	50°C/W	99°C/W

ORDERING GUIDE


Model	Temperature Range	Package Option*
AD834JN	0 to +70°C	N-8
AD834JR	0 to +70°C	R-8
AD834JR-REEL	0 to +70°C	R-8
AD834AQ	-40°C to +85°C	Q-8
AD834SQ/883B	-55°C to +125°C	Q-8
AD834S Chips	Figure 5. Bandwidth Fest	Chips


*N = Plastic DIP; Q = Cerdip; R = Small Outline IC (SOIC) Package. For outline information see Package Information section.



METALIZATION PHOTOGRAPH CHIP DIMENSIONS AND BONDING DIAGRAM

Dimensions shown in inches and (mm).





vs. Frequency

Figure 2. AC Feedthrough vs. Frequency

Figure 3. Total Harmonic Distortion vs. Frequency

Figure 1. Figure 1 is a plot of the mean-square output versus frequency for the test circuit of Figure 5. Note that the rising response is due to package resonances.

Figure 2. For frequencies below 1MHz, ac feedthrough is dominated by static nonlinearities in the transfer function and the finite offset voltages. The offset voltages cause a small fraction of the fundamental to appear at the output, and can be nulled out.

Figure 3. THD data represented in Figure 3 is dominated by the second harmonic, and is generated with 0dBm input on the ac input and +1V on the dc input. For a given amplitude on the ac input, THD is relatively insensitive to changes in the dc input amplitude. Varying the ac input amplitude while maintaining a constant dc input amplitude will affect THD performance.




Figure 4. Test Configuration for Measuring ac Feedthrough and Total Harmonic Distortion

Figure 5. The squarer configuration shown in Figure 5 is used to determine wideband performance because it eliminates the need for (and the response uncertainties of) a wideband measurement device at the output. The wideband output of a squarer configuration is a fluctuating current at twice the input frequency with a mean value proportional to the square of the input amplitude.

By placing capacitors C3/C5 and C4/C6 across load resistors R1 and R2, a simple low-pass filter is formed, and the mean-square value is extracted. The mean-square response can be measured using a DVM connected across R1 and R2.




Figure 5. Bandwidth Test Circuit




Figure 6. Low Frequency Test Circuit

Figure 7 is a functional equivalent of the AD834. There are three differential signal interfaces: the voltage inputs X = X1-X2 and Y=Y1-Y2, and the current output, W (see Fig. 7) which flows in the direction shown when X and Y are positive. The outputs W1 and W2 each have a standing current of typically 8.5mA.




Figure 7. AD834 Functional Block Diagram

The input voltages are first converted to differential currents which drive the translinear core. The equivalent resistance of the voltage-to-current (V-I) converters is about 285Ω . This low value results in low input related noise and drift. However, the low full scale input voltage results in relatively high nonlinearity in the V-I converters. This is significantly reduced by the use of distortion cancellation circuits which operate by Kelvin sensing the voltages generated in the core — an important feature of the AD834.

The current mode output of the core is amplified by a special cascode stage which provides a current gain of nominally $\times 1.6$, trimmed during manufacture to set up the full scale output current of $\pm 4 \text{mA}$. This output appears at a pair of open collectors which must be supplied with a voltage slightly above the voltage on Pin 6. As shown in Figure 8, this can be arranged by inserting a resistor in series with the supply to this pin and taking the load resistors to the full supply. With R3 = 60Ω , the voltage drop across it is about 600 mV. Using two 50Ω load resistors, the full scale differential output voltage is $\pm 400 \text{mV}$.

The full bandwidth potential of the AD834 can only be realized when very careful attention is paid to grounding and decoupling. The device must be mounted close to a high quality ground plane and all lead lengths must be extremely short, in keeping with UHF circuit layout practice. In fact, the AD834 shows useful response to well beyond IGHz, and the actual upper frequency in a typical application will usually be determined by the care with which the layout is effected. Note that R4 (in series with the $-\mathrm{V}_{\mathrm{S}}$ supply) carries about 30mA, and thus introduces a voltage drop of about 150mV. It is made large enough to reduce the Q of the resonant circuit formed by the supply lead and the decoupling capacitor. Slightly larger values can be used, particularly when using higher supply voltages. Alternatively, lossy RF chokes or ferrite beads on the supply leads may be used.

Figure 8 shows the use of optional termination resistors at the inputs. Note that although the resistive component of the input




Figure 8. Basic Connections for Wideband Operation

impedance is quite high (about $25k\Omega$), the input bias current of typically $45\mu A$ can generate significant offset voltages if not compensated. For example, with a source and termination resistance of 50Ω (net source of 25Ω) the offset would be $25\Omega \times 45\mu A = 1.125 \,\mathrm{mV}$. This can be almost fully cancelled by including (in this example) another 25Ω resistor in series with the "unused" input (in Figure 8, either X1 or Y2). In order to minimize crosstalk the input pins closest to the output (X1 and Y2) should be grounded; the effect is merely to reverse the phase of the X input and thus alter the polarity of the output.

TRANSFER FUNCTION

The output current W is the linear product of input voltages X and Y divided by $(1V)^2$ and multiplied by the "scaling current" of 4mA:

$$W = \frac{XY}{(1V)^2} \quad 4mA$$

Provided that it is understood that the inputs are specified in *volts*, a simplified expression can be used:

$$W = (XY) 4mA$$

Alternatively, the full transfer function can be written:

$$W = \frac{XY}{1V} \cdot \frac{1}{2500}$$

When both inputs are driven to their clipping level of about 1.3V, the peak output current is roughly doubled, to $\pm 8 \text{mA}$, but distortion levels will then be very high.

TRANSFORMER COUPLING

In many high frequency applications where baseband operation is not required at either inputs or output, transformer coupling can be used. Figure 9 shows the use of a center-tapped output transformer, which provides the necessary dc load condition at the outputs W1 and W2, and is designed to match into the desired load impedance by appropriate choice of turns ratio. The specific choice of the transformer design will depend entirely on the application. Transformers may also be used at the inputs. Center-tapped transformers can reduce high frequency distortion and lower HF feedthrough by driving the inputs with balanced signals.




Figure 9. Transformer - Coupled Output

A particularly effective type of transformer is the balun which is a short length of transmission line wound on to a toroidal ferrite core. Figure 10 shows this arrangement used to convert the bal(anced) output to an un(balanced) one (hence the use of the term). Although the symbol used is identical to that for a transformer, the mode of operation is quite different. In the first place, the load should now be equal to the characteristic impedance of the line (although this will usually not be critical for short line lengths). The collector load resistors $R_{\rm C}$ may also be chosen to reverse terminate the line, but again this will only be necessary when an electrically long line is used. In most cases, $R_{\rm C}$ will be made as large as the dc conditions allow, to minimize power loss to the load. The line may be a miniature coaxial cable or a twisted pair.




Figure 10. Using a Balun at the Output

It is important to note that the upper bandwidth limit of the balun is determined only by the quality of the transmission line; hence, it will usually exceed that of the multiplier. This is unlike a conventional transformer where the signal is conveyed as a flux in a magnetic core and is limited by core losses and leakage inductance. The lower limit on bandwidth is determined by the series inductance of the line, taken as a whole, and the load resistance (if the blocking capacitors C are sufficiently large). In practice, a balun can provide excellent differential-to-single-sided conversion over much wider bandwidths than a transformer.

WIDEBAND MULTIPLIER CONNECTIONS

Where operation down to dc and a ground based output are necessary, the configuration shown in Figure 11 can be used. The element values were chosen in this example to result in a full-scale output of $\pm 1V$ at the load, so the overall multiplier transfer function is

where it is understood that the *inputs and output are in volts*. The polarity of the output can be reversed simply by reversing either the X or Y input.




Figure 11. Wideband dc-Coupled Multiplier

The op amp should be chosen to support the desired output bandwidth. The AD5539 is shown here, providing an overall system bandwidth of 100 MHz. Many other choices are possible where lower post multiplication bandwidths are acceptable. The level shifting network places the input nodes of the op amp to within a few hundred millivolts of ground using the recommended balanced supplies. The output offset may be nulled by including a 100Ω trim pot between each of the lower pair of resistors $(3.74 \text{k}\Omega)$ and the negative supply.

The pulse response for this circuit shown in Figure 12; the X input was a pulse of 0 to +1V and the Y input was +1V dc. The transition times at the output are about 4ns.




Figure 12. Pulse Response for the Circuit of Figure 11

¹For a good treatment of baluns, see "Transmission Line Transformers" by Jerry Sevick; American Radio Relay League publication.

POWER MEASUREMENT (MEAN SQUARE AND RMS)

The AD834 is well suited to measurement of average power in high frequency applications, connected either as a multiplier for the determination of the $V \times I$ product, or as a squarer for use with a single input. In these applications, the multiplier is followed by a low pass filter to extract the long term average value. Where the bandwidth extends to several hundred megahertz, the first pole of this filter should be formed by grounded capacitors placed directly at the output pins W1 and W2. This pole can be at a few kilohertz. The effective multiplication or squaring bandwidth is then limited solely by the AD834, since the following active circuitry is required to process only low frequency signals.

(Refer to Figure 5 test configuration.) Using the device as a squarer the wideband output in response to a sinusoidal stimulus is a raised cosine:

$$\sin^2\!\omega t = (1 + \cos 2\omega t)/2$$

Recall here that the full scale output current (when full scale input voltages of 1V are applied to both X and Y) is 4mA. In a 50Ω system, a sinusoid power of +10dBm has a peak value of 1V. Thus, at this drive level the peak output voltage across the differential 50Ω load in the absence of the filter capacitors would be 400mV (that is, 4mA \times 50 Ω \times 2), whereas the average value of the raised cosine is only 200mV. The averaging configuration is useful in evaluating the bandwidth of the AD834, since a dc voltage is easier to measure than a wideband, differential output. In fact, the squaring mode is an even more critical test than the direct measurement of the bandwidth of either channel taken independently (with a dc input on the nonsignal channel), because the phase relationship between the two channels also affects the average output. For example, a time delay difference of only 250ps between the X and Y channels would result in zero output when the input frequency is 1GHz, at which frequency the phase angle is 90 degrees and the intrinsic product is now between a sine and cosine function, which has zero average

The physical construction of the circuitry around the IC is critical to realizing the bandwidth potential of the device. The input is supplied from an HP8656A signal generator (100kHz to 990MHz) via an SMA connector and terminated by an HP436A power meter using an HP8482A sensor head connected via a second SMA connector. Since neither the generator nor the sensor provide a dc path to ground, a lossy 1µH inductor L1, formed by a 22-gauge wire passing through a ferrite bead (Fair-Rite type 2743001112) is included. This provides adequate impedance down to about 30MHz. The IC socket is mounted on a ground plane, with a clear area in the rectangle formed by the pins. This is important, since significant transformer action can arise if the pins pass through individual holes in the board; this has been seen to cause an oscillation at 1.3GHz in improperly constructed test jigs. The filter capacitors must be connected directly to the same point on the ground plane via the shortest possible leads. Parallel combinations of large and small capacitors are used to minimize the impedance over the full frequency range. (Refer to Figure 1 for mean-square response for the AD834 in cerdip package, using the configuration of Figure 5.)

To provide a square-root response and thus generate the rms value at the output, a second AD834, also connected as a squarer, can be used, as shown in Figure 13. Note that an attenuator is inserted both in the signal input and in the feedback path to the second AD834. This increases the maximum input

capability to +15dBm and improves the response flatness by damping some of the resonances. The overall gain is unity; that is, the output voltage is exactly equal to the rms value of the input signal. The offset potentiometer at the AD834 outputs extends the dynamic range, and is adjusted for a dc output of 125.7mV when a 1MHz sinusoidal input at -5dBm is applied.

Additional filtering is provided; the time constants were chosen to allow operation down to frequencies as low as 1kHz and to provide a critically damped envelope response, which settles typically within 10ms for a full scale input (and proportionally slower for smaller inputs). The 5µF and 0.1µF capacitors may be scaled down to reduce response time if accurate rms operation at low frequencies is not required. The output op amp must be specified to accept a common-mode input near its supply. Note that the output polarity may be inverted by replacing the NPN transistor with a PNP type.




Figure 13. Connections for Wideband rms Measurement

FREQUENCY DOUBLER

Figure 14 shows another squaring application. In this case, the output filter has been removed and the wideband differential output is converted to a single sided signal using a "balun," which consists of a length of 500 coax cable fed through a ferrite core (Fair-Rite type 2677006301). No attempt is made to reverse terminate the output. Higher load power could be achieved by replacing the 50Ω load resistors by ferrite bead inductors. The same precautions should be observed with regard to PC board layout as recommended above. The output spectrum shown in Figure 15 is for an input power of +10dBm at a frequency of 200MHz. The second harmonic component at 400MHz has an output power of -15dBm. Some feedthrough of the fundamental occurs: it is 15dBs below the main output. It is believed that improvements in the design of the balun would reduce this feedthrough. A spurious output at 600MHz is also present, but it is 30dBs below the main output. At an input frequency of 100MHz, the measured power level at 200MHz is -16dBm, while the fundamental feedthrough is reduced to 25dBs below the main output; at an output of 600MHz the power is -11dBm and the third harmonic at 900MHz is 32dBs below the main output. W leaves at bedillooks and years therein said




Figure 14. Frequency Doubler Connections




Figure 15. Output Spectrum for Configuration of Figure 14

WIDEBAND THREE SIGNAL MULTIPLIER/DIVIDER

Two AD834s and a wideband op amp can be connected to make a versatile multiplier/divider having the transfer function

$$W = \frac{(X1 - X2)(Y1 - Y2)}{(U1 - U2)} + Z$$

with a denominator range of about 100:1. The denominator input U=U1-U2 must be positive and in the range 100mV to 10V; X, Y and Z inputs may have either polarity. Figure 16 shows a general configuration which may be simplified to suit a particular application. This circuit accepts full scale input voltages of 10V, and delivers a full scale output voltage of 10V. The optional offset trim at the output of the AD834 improves the accuracy for small denominator values. It is adjusted by nulling the output voltage when the X and Y inputs are zero and $U=+100 \,\mathrm{mV}$.

The AD840 is internally compensated to be stable without the use of any additional HF compensation. As the input U is reduced, the bandwidth falls because the feedback around the op amp is proportional to the input U.

This circuit may be modified in several ways. For example, if the differential input feature is not needed, the unused input




Figure 16. Wideband Three Signal Multiplier/Divider

can be connected to ground through a single resistor, equal to the parallel sum of the resistors in the attenuator section. The full scale input levels on X, Y and U can be adapted to any full scale voltage down to $\pm 1V$ by altering the attenuator ratios. Note, however, that precautions must be taken if the attenuator ratio from the output of A3 back to the second AD834 (A2) is lowered. First, the HF compensation limit of the AD840 may be exceeded if the negative feedback factor is too high. Second, if the attenuated output at the AD834 exceeds its clipping level of $\pm 1.3V$, feedback control will be lost and the output will suddenly jump to the supply rails. However, with these limitations understood, it will be possible to adapt the circuit to smaller full scale inputs and/or outputs, and for use with lower supply voltages.

			I age
Selection Guide		å	3–2
Orientation			
AD600/AD602 - Dual Low Noise, Wideband Variable Gain Amplifier			
AD606 - 50 MHz, 80 dB Demodulating Logarithmic Amplifier with I			
AD640 - DC Coupled Demodulating 120 MHz Logarithmic Amplifier			
755/759 - 6-Decade, High Accuracy, Wideband Log, Antilog Amplifie	ers		3–47
		THE RESERVE TO SERVE THE RESERVE TO SERVE THE RESERVE TO SERVE THE RESERVE THE	
		TIRELAT	
		-000	
		Module Module	
		20 WHY 30 WHY 30 WHY 120 WHY 500	
		EKES.	

Selection Guide Signal Compression Components

Model	Input Range	Log Conformity RTI	BW kHz	Package Options ¹	Temp Range ²	Page ³	Comments
755	l nA-1 mA	0.5%	10	Module	I	3-47	Complete, Current and Voltage, 6 Decade, High Accuracy
757	1 nA-1 mA	0.5%	25	Module	I	D	Complete, Log/Antilog Ratio, 6 Decade, High Accuracy
759	20 nA-0.2 mA	1.0%	200	Module	I	3-47	Complete, Current and Voltage, 4 Decade, Lowest Cost
AD640	0.75 mV-200 mV	±0.6 dB	120 MHz	1, 2, 4, 5	C, I, M	3-31	120 MHz, 45 dB, DC Demodulating Logarithmic Amplifier
*AD600	±2 V	±0.5 dB	30 MHz	2, 6	C	3-7	Dual 0 to +40 dB Variable Gain Amplifier
*AD602	±2 V	±0.5 dB	30 MHz	2, 6	C	3-7	Dual -10 dB to +30 dB Variable Gain Amplifier
*AD606	-80 to $+10$ dBm (50 Ω)	±1 dB	50 MHz	2, 6	I	3–25	50 MHz, 80 dB Demodulating Logarithmic Amplifier with Limiter Output

Package Options: 1 = Hermetic DIP, Ceramic or Metal; 2 = Plastic or Epoxy Sealed DIP; 3 = Cerdip; 4 = Ceramic Leadless Chip Carrier; 5 = Plastic Leaded Chip Carrier; 6 = Small Outline "SOIC" Package; 7 = Hermetic Metal Can; 8 = Hermetic Metal Can DIP; 9 = Ceramic Flatpack; 10 = Plastic Quad Flatpack, 11 = Single-in-Line "SIP" Package; 12 = Ceramic Leaded Chip Carrier; 13 = Nonhermetic Ceramic/Glass DIP; 14 = J-Leaded Ceramic Package; 15 = Ceramic Pin Grid Array; 16 = TO-92; 17 = Plastic Pin Grid Array.

2 Temperature Ranges: C = Commercial, 0°C to +70°C; I = Industrial, -40°C to +85°C (Some older products -25°C to +85°C); M = Military, -55°C to +125°C.

 $^{3}D = data sheet available.$

Boldface Type: Product recommended for new design.

*New product.

Orientation Signal Compression Components

The devices described in this section span frequencies from dc to RF. Low frequency devices are the 755N and 755P modular logarithmic amplifiers, which provide an output voltage proportional to the logarithm or antilogarithm of the input voltage for signals from dc to well under 1MHz.

For higher levels of integration, the AD640, a monolithic demodulating log amp, has five 10dB stages, each with a 350MHz small-signal bandwidth. The AD640 uses a successive detection scheme that produces a circuit proportional to the logarithm of the input voltage. The AD640 features an overall dc to 120MHz bandwidth along with a built-in attenuator and on-chip temperature compensation, as well as calibrated slope and intercept. Two AD640s can be cascaded for dynamic ranges as large as 95dB, depending on bandwidth.

For still higher levels of integration, there is the AD606, a complete, 80dB monolithic logarithmic amplifier using a 9-stage "successive-detection" technique. It provides both logarithmic (usable to $>50 \mathrm{MHz}$) and limited (usable to $100 \mathrm{MHz}$) outputs. The logarithmic output is a voltage from a three-pole post-demodulation low-pass filter. The limited output is a differential current from a pair of open-collector outputs. The AD606 operates from a single $+5 \mathrm{V}$ supply, consumes $65 \mathrm{mW}$, and has a CMOS-compatible power-down input that reduces its power consumption to less than $500 \mu \mathrm{W}$ within $5 \mu \mathrm{s}$.

The AD600 and AD602 are dual exponential amplifiers using Analog Devices' patented X-AMPTM technology. They are dual amplifiers offering 40dB of variable gain per amplifier (cascadable) with bandwidths of 30MHz and ultralow input noise spectral densities of $1.4 \text{nV}/\sqrt{\text{Hz}}$. The AD600 amplifier's gains vary from 0 to +40 dB while the AD602 amplifiers' gains vary from -10 dB to +30 dB.

LOGS AND LOG RATIOS

In the logarithmic mode, the ideal output equation is

$$E_{o} = -K \log_{10} \left\{ \frac{I_{in}}{I_{ref}} \right\}$$


 E_o can be positive or negative; it is zero when the ratio is unity, i.e., $I_{\rm in}=I_{\rm ref}$. K is the output scale constant; it is equal to the number of output volts corresponding to a decade* change of the ratio. In the 755 and 759 log amplifiers, K is pin programmable to be either 1V, 2V or 2/3V, or externally adjustable to any value \geq 2/3V; in the model 757 log-ratio amplifier, K may be either a preset value of 1V or an arbitrary value adjustable by an external resistance ratio.

*A decade is a 10:1 ratio, two decades is 100:1, etc. For example, if K=2, and the ratio is 10, the magnitude of the output would be 2V, and its polarity would depend on whether the ratio were greater or less than unity. If the input signal then changed by a factor of 1,000 (3 decades), the output would change by 6V. X-AMP is a trademark of Analog Devices, Inc.

 I_{in} is a unipolar input current within a 6-decade range (InA to ImA); it may be applied directly, as a current, or derived from an input voltage via an input resistor (in which case, the ratio becomes $E_{in}/(R_{in}I_{ref})=E_{in}/E_{ref}.$ In models 755 and 759, the magnitude of I_{ref} is internally fixed at $10\mu A$ ($E_{ref}=0.1V$) or externally adjusted.

Each of the log amplifiers is available as a "P" or "N" option, depending on the polarity of the input voltage. Logarithms may be computed only for positive arguments, therefore the reference current must be of appropriate polarity to make the ratio positive. "N" indicates that the input current (or voltage) for the log mode is positive; "P" indicates that only negative voltage or current may be applied in the log mode. The polarity of K also differs: K is positive for "N" versions and negative for "P" versions. Thus, +10V applied to model 759N, with K=+1V, would produce an output voltage, $E_o=-1V\log(100)=-2V$; on the other hand, -10V applied to model 759P with K=1V, would produce an output voltage, $E_o=-(-1V)\log(100)=+2V$. The figure shows, in condensed form, the outputs of P and N log amps, with differing K values, for both voltage and current inputs, plotted on a semi-log scale.

Log amplifiers in the log mode are useful for applications requiring compression of wide-range analog input data, linearization of transducers having exponential outputs and analog computing, ranging from simple translation of natural relationships in log form (e.g., computing absorbence as the log ratio of input currents), to the use of logarithms in facilitating analog computation of terms involving arbitrary exponents and multiterm products and ratios.



Log of Voltage

Output vs. Input of Model 755N & 755P in Log Connection (Log Input Scales), Showing Voltages, and Polarity Relationships

Orientation Signal Compression Components


ANTILOGS

In the antilogarithmic (exponential) mode, the ideal output equation is

$$E_{o} = E_{ref} (10)^{-E_{in}/K}$$

 E_{in} can be positive or negative; when it is zero, $E_{o}=E_{ref}.$ However, E_{o} is always of single polarity, positive for "N" versions, negative for "P" versions. Thus, for 759P, connected for K=-2V, if $E_{in}=+4V$, and $E_{ref}=-0.1V$, then $E_{o}=-0.1V\cdot 10^{-(4)^2-2}$, or -10V. If $E_{in}=-4V$, then $E_{o}=-0.1V\cdot 10^{-(-4)^2-2}=-1mV$. The figure on the next page shows in condensed form, the outputs of P and N log amps, connected for antilogarithmic operation, with different K values.

Antilog amplifiers are useful for applications requiring expansion of compressed data, linearization of transducers having logarithmic outputs, analog function fitting or function generation, to obtain relationships or generate curves having voltage-programmable rates of growth or decay, and in analog computing, for such functions as compound multiplication and division of terms having differing exponents.



Antilog Operator Response Curves, Semilog Scale $E_0 = E_{REF} 10^{VIN/-K}$

LOG-ANTILOG AMPLIFIER PERFORMANCE

Considerable information regarding log- and antilog-amplifier circuit design, performance, selection and applications is to be found in the *Nonlinear Circuits Handbook*¹. Several salient points will be covered here, and specifications will be defined.

A log/antilog amplifier consists of an operational amplifier and an element with antilogarithmic transconductance (i.e., the voltage into the element produces a current that is an exponential function of the voltage). As the figure shows, for logarithmic operations, the input current is applied at the op-amp summing point, and the feedback circuit causes the amplifier output to produce whatever voltage is required to provide a feedback current that will exactly balance the input current.

In antilog operation, the input voltage is applied directly to the input of the antilog element, producing an exponential input current to the op-amp circuit. The feedback resistance transduces it to an output voltage.

The wide range of log/exponential behavior is made possible by the exponential current-voltage relationship of transistor baseemitter junctions,


$$I = I_o(\epsilon^{qV/kT} - 1) \cong I_o\epsilon^{qV/kT}$$

and
$$V = (kT/q) \ln (I/I_0)$$


where I is the collector current, I_o is the extrapolated current for V=0, V is the base-emitter voltage, q/k (11,605 K/V) is the ratio of charge of an electron to Boltzmann's constant and T is junction temperature in kelvins. In log/antilog devices, two matched transistors are connected so as to subtract the junction voltages associated with the input and reference currents, making the ratio independent of I_o 's variation with temperature.

$$\begin{split} \Delta V &= (kT/q) \, \ln \, (I_{in}/I_o) \, - \, (kT/q) \, \ln \, (I_{ref}/I_o) \\ &= (kT/q) (\ln \, I_{in} \, - \, \ln \, I_{ref}) \, + \, (kT/q) (\ln \, I_o \, - \, \ln \, I_o) \\ &= (kT/q) \, \ln \, (I_{in}/I_{ref}) \end{split}$$

The temperature dependence of gain is compensated for by a resistive attenuator that uses a temperature-sensitive resistor for compensation. The attenuator also produces amplification of K to the specified nominal values, e.g., from the basic 59mV/decade, (kT/q) ln10 at room temperature, to 1V/decade.



a) Log/Antilog Amplifier Connected in the Log Mode (K = 1)



b) Log/Antilog Amplifier Connected in the Exponential Mode


¹Nonlinear Circuit Handbook, Analog Devices, Inc., 1974, 1976, 536pp, edited by D. H. Sheingold, \$5.95; send check or complete MasterCard data to P.O. Box 9106, Norwood, MA 02062-9106.

Errors are introduced by the offset current of the amplifier (and the offset voltage) for voltage inputs; by inaccuracy of the reference current (or the effective reference voltage, for voltage inputs) in fixed-reference devices; and by inaccuracy of setting K. Additional errors are introduced by drift of these parameters with temperature. At any temperature, if these parameters are nulled out, there remains a final irreducible difference between the actual output and the theoretical output, called log-conformity error, which is manifested as a "nonlinearity" of the input-output plot on semilog coordinates. Best log conformity is realized away from the extremities of the rated signal range. For example, log-conformity error of model 755 is $\pm 1\%$ maximum, referred to the input, over the entire 6-decade range from log to log. A plot of log conformity error for model 759 is shown below.

Errors occurring at the input, and log-conformity errors, can only be observed at the output, but it is useful to refer them to the input (RTI). Equal percentage errors at the input, at whatever input level, produce equal incremental errors at the output, for a given value of K. For example, if K=1, and the RTI log-conformity error is +1%, the magnitude of the output error will be

Error = Actual output - ideal output

- = $1V \cdot \log (1.01 \text{ I/I}_{ref}) 1V \cdot \log (\text{I/I}_{ref})$
- $= 1V \cdot \log 1.01 = 0.0043V = 4.3mV$



Log Conformity Error for Models 759N and 759P

If, in this example, the input range happens to be 5 decades, the corresponding output range will be 5 volts, and the 4.3mV log-conformity error, as a percentage of total *output* range, will be less than 0.1%. Because this ambiguity can prove confusing to the user, it is important that a manufacturer specify whether the error is referred to the input or the output. The table below indicates the conversion between RTI percentage and output error-magnitudes, for various percent errors, and various values of K.

LOG OUTPUT ERROR (mV)

% ERROR RTI	K=1V	K = 2V	K = (2/3)V
0.1	0.43	0.86	0.28
0.5	2.2	4.3	1.4
1.0	4.3	8.6	2.9
cise a 2.0 sav of a	8.6	00 17	5.7 w made
3.0	13	26	8.6
4.0	17	34	ieve this, A11 log
5.0 gms se	21	42	14 many blood
10.0	41	83	28

For antilog operations, input and output errors are interchanged.

To arrive at the total error, an error budget should be made up, taking into account each of the error sources, and its contribution to the total error, over the temperature range of interest.

Dynamic response of log amps is a function of the input level. Small-signal bandwidths of ac input signals biased at currents above $1\mu A$ tend to be roughly comparable. However, below $1\mu A$, bandwidth tends to be in rough proportion to current level. Similarly, rise time depends on step magnitude and direction – step changes in the direction of increasing current are responded to more quickly than step decreases of current.

DEFINITIONS OF SPECIFICATIONS

Log-Conformity Error: When the parameters have been adjusted to compensate for offset, scale-factor and reference errors, the log-conformity error is the deviation of the resulting function from a straight line on a semilog plot over the range of interest.

Offset Current (I_{os}) is the bias current of the amplifier, plus any stray leakage currents. This parameter can be a significant source of error when processing signals in the nanoampere region. Its contribution in antilog operation is negligible.

Offset Voltage (E_{os}) depends on the operational amplifier used for the log operation. Its effect is that of a small voltage in series with the input resistor. For current-logging operations, with high-impedance sources, its error contribution is negligible. However, for voltage logging, it modifies the value of V_{in} . Though it can be adjusted to zero at room temperature, its drift over the temperature range should be considered. In antilog operation, E_{os} appears at the output as an essentially constant voltage; its percentage effect on error is greatest for small outputs.

Reference Current (I_{ref}) is the effective internally-generated current-source output to which all values of input current are compared. I_{ref} tolerance appears as a dc offset at the output; it can be adjusted towards zero by adjusting the reference current, adding a voltage to the output by injecting a current into the scale-factor attenuator or simply by adding a constant bias at the output's destination.


Reference Voltage (E_{ref}) is the effective internally generated voltage to which all input voltages are compared. It is related to I_{ref} by the equation: $E_{ref} = I_{ref}R_{in}$, where R_{in} is the value of input resistance. Typically, I_{ref} is less stable than R_{in} ; therefore, practically all the tolerance is due to I_{ref} .

Scale Factor (K) is the voltage change at the output for a decade (i.e., 10:1) change at the input, when connected in the log mode. Error in scale factor is equivalent to a change in gain, or slope (on a semilog plot), and is specified in percent of the nominal value.

EXPONENTIAL AMPLIFIERS

Another way to achieve signal compression is to vary the gain of an amplifier as the dynamic range of the signal changes. To achieve this, Analog Devices uses its patented X-AMP technology to build precision exponential amplifiers. These amplifiers have a linear-to-dB relationship between the applied control voltage and the resulting open loop gain. These amplifiers provide fast-slewing, wide-dynamic-range variable gain. Typically they are employed as fast-response automatic gain control (AGC) elements or to provide time gain control (TGC) in applications such as medical ultrasound or sonar.

The first products in this line are the AD600 and the AD602. These parts offer bandwidths of 30 MHz and ultralow input noise spectral densities of $1.4 \text{nV}/\sqrt{\text{Hz}}$ in addition to 80 dB of variable gain in a single package. Variable gain is actually achieved by providing a *variable attenuation* stage followed by a *fixed gain* stage. In this way, only linear elements are in the variable portion of the signal path, and the frequency response remains constant with gain.



Gain vs. Control Voltage for AD600, AD602


DEFINITIONS OF SPECIFICATIONS

Gain Scaling Factor (dB/V) is the ratio of the change in gain of the amplifier in response to a change in control voltage.

Gain Error (dB): When the parameters have been adjusted to compensate for offset errors, the gain error is the maximum deviation from the gain predicted by the gain scaling factor across the range of interest.

Input Noise Spectral Density (nV/\sqrt{Hz}) is the vector sum of all voltage and current noise sources referred to the input.

Response Rate $(dB/\mu s)$ is a measure of how fast the amplifier gain can be changed across its *full* gain range in response to a step change in the control voltage.



I, in this example, the input range happens to be 5 decades, be corresponding output range will be 5 votes, and the 4.3mV specially error, as a percentage of texts output range, will be ions than 0.1%. Because this ambiguity can prove confusing a fire user, it is important that a manufacturer specify whether be error is referred to the input of the output. The table below adicates the convention between RT1 percentage and output true-magnitudes, for various percent errors, and various values.

AD600/AD602*

FEATURES

Two Channels with Independent Gain Control "Linear in dB" Gain Response

Two Gain Ranges:

AD600: 0 dB to +40 dB AD602: −10 dB to +30 dB Accurate Absolute Gain: ±0.3 dB Low Input Noise: 1.4 nV/√Hz

Low Distortion: -60 dBc THD at ±1 V Output High Bandwidth: DC to 35 MHz (-3 dB)

Stable Group Delay: ±2 ns

Low Power: 125 mW (max) per Amplifier
Signal Gating Function for Each Amplifier
Drives High Speed A/D Converters

APPLICATIONS


Ultrasound and Sonar Time-Gain Control High Performance Audio and RF AGC Systems Signal Measurement

PRODUCT DESCRIPTION

The AD600 and AD602 dual channel, low noise variable gain amplifiers are optimized for use in ultrasound imaging systems, but are applicable to any application requiring very precise gain, low noise and distortion, and wide bandwidth. Each independent channel provides a gain of 0 to $+40~\rm dB$ in the AD600 and $-10~\rm dB$ to $+30~\rm dB$ in the AD602. The lower gain of the AD602 results in an improved signal-to-noise ratio at the output. However, both products have the same $1.4~\rm nV/\sqrt{Hz}$ input noise spectral density. The decibel gain is directly proportional to the control voltage, is accurately calibrated, and is supply- and temperature-stable.

To achieve the difficult performance objectives, a proprietary circuit form—the X-AMP —has been developed. Each channel of the X-AMP comprises a variable attenuator of 0 dB to -42.14 dB followed by a high speed fixed gain amplifier. In this way, the amplifier never has to cope with large inputs, and can benefit from the use of negative feedback to precisely define the gain and dynamics. The attenuator is realized as a seven-stage R-2R ladder network having an input resistance of $100~\Omega,$ laser-trimmed to $\pm 2\%$. The attenuation between tap points is 6.02 dB; the gain-control circuit provides continuous interpolation between these taps. The resulting control function is linear in dB.

FUNCTIONAL BLOCK DIAGRAM



The gain-control interfaces are fully differential, providing an input resistance of $\sim\!15~M\Omega$ and a scale factor of 32 dB/V (that is, 31.25 mV/dB) defined by an internal voltage reference. The response time of this interface is less than 1 μs . Each channel also has an independent gating facility that optionally blocks signal transmission and sets the dc output level to within a few millivolts of the output ground. The gating control input is TTL and CMOS compatible.

The maximum gain of the AD600 is 41.07 dB, and that of the AD602 is 31.07 dB; the -3 dB bandwidth of both models is nominally 35 MHz, essentially independent of the gain. The signal-to-noise ratio (SNR) for a 1 V rms output and a 1 MHz noise bandwidth is typically 76 dB for the AD600 and 86 dB for the AD602. The amplitude response is flat within ± 0.5 dB from 100 kHz to 10 MHz; over this frequency range the group delay varies by less than ± 2 ns at all gain settings.

Each amplifier channel can drive 100 Ω load impedances with low distortion. For example, the peak specified output is ± 2.5 V minimum into a 500 Ω load, or ± 1 V into a 100 Ω load. For a 200 Ω load in shunt with 5 pF, the total harmonic distortion for a ± 1 V sinusoidal output at 10 MHz is typically -60 dBc.

The AD600 and AD602 are available in either a 16-pin plastic DIP or 16-pin SOIC, and are guaranteed for operation over the commercial temperature range of 0° C to $+70^{\circ}$ C.

X-AMP is a trademark of Analog Devices, Inc. *Patent pending.

AD600/AD602 — SPECIFICATIONS (Each amplifier section, at $T_A = +25^{\circ}C$, $V_S = \pm 5$ V, -625 mV \leq $V_S = \pm 5$ V, -625 mV, $V_S = \pm 625$ mV, $V_S = 425$ mV, noted. Specifications for AD600 and AD602 are identical unless otherwise noted.)

anie Ram Amnimers				600J/AD	602J	
Parameter	Conditions		Min	Тур	Max	Units
INPUT CHARACTERISTICS Input Resistance	Pins 2 to 3; Pins 6 to 7		98	100	102	Ω
Input Capacitance Input Noise Spectral Density Noise Figure Common-Mode Rejection Ratio	$R_S = 50 \Omega$, Maximum Gair $R_S = 200 \Omega$, Maximum Ga $f = 100 \text{ kHz}$			as 2 mis D	ES annels wi ar in dB" in Ranges	pF nV/√Hz dB dB dB
OUTPUT CHARACTERISTICS -3 dB Bandwidth Slew Rate Peak Output ² Output Impedance Output Short-Circuit Current Group Delay Change vs. Gain Group Delay Change vs. Frequency Total Harmonic Distortion	$V_{OUT} = 100 \text{ mV rms}$ $R_L \ge 500 \Omega$ $f \le 10 \text{ MHz}$ f = 3 MHz; Full Gain Ran $V_G = 0 \text{ V}$; $f = 1 \text{ to } 10 \text{ MHz}$ $R_L = 200 \Omega$, $V_{OUT} = \pm 1$	z teltilq	±2.5 ± 23 GH (-) sHM	35 275 ±3 2 50 ±2 ±2	t: 0 dB to 2: -10 dB 2 Absolut ut Nolse: tertion: - ndwidth: iroup Det wer: 125 i	V Ω mA ns
ACCURACY AD600 Gain Error Maximum Output Offset Voltage ³	0 dB to 3 dB Gain 3 dB to 37 dB Gain 37 dB to 40 dB Gain $V_G = -625 \text{ mV to } +625 \text{ n}$ $V_G = -625 \text{ mV to } +625 \text{ n}$		0 -0.5 -1	±0.2 -0.5 10	+1 +0.5 0 50	dB dB dB mV
Output Offset Variation AD602 Gain Error Maximum Output Offset Voltage ³ Output Offset Variation	$V_G = -625$ mV to $+625$ m -10 dB to -7 dB Gain -7 dB to 27 dB Gain 27 dB to 30 dB Gain $V_G = -625$ mV to $+625$ m $V_G = -625$ mV to $+625$ m	noise variable gain and imaging systems, ting very precise gain, deh. Each indepen- IR in the ADMO and	0 -0.5 -1	10 0.5 ±0.2 -0.5 5 5	50 +1 +0.5 0 30 30	dB dB dB mV mV
GAIN CONTROL INTERFACE Gain Scaling Factor Common-Mode Range Input Bias Current Input Offset Current Differential Input Resistance Response Rate	3 to 37 dB (AD600); -7 to Pins 1 to 16; Pins 8 to 9 Full 40 dB Gain Change	27 dB (AD602) and 18 db	31.7 -0.75	0.35 10 15	2.5 1 50	dB/V V μA nA MΩ dB/μs
SIGNAL GATING INTERFACE Logic Input "LO" (Output ON) Logic Input "HI" (Output OFF) Response Time Input Resistance Output Gated OFF Output Offset Voltage Output Noise Spectral Density Signal Feedthrough @ 1 MHz AD600 AD602	ON to OFF, OFF to ON Pin 4 to 3; Pin 5 to 6	raiqued, lierà chemos anor el 0 dB no gain amplifier. In this large inpura, and can to precisely define the ced as a soven-stage tance of 100 ft, later- tan points is 6.02 dB; a interpolation be- betion is linear in dB.	beed 2.4 One with cedback or is real nput resi between continue	0.3 30 ±10 65	0.8 con control of the last of	$\begin{array}{c} V \\ V \\ \mu s \\ k\Omega \end{array}$ $mV \\ nV/\sqrt{H}$ $dB \\ dB$
POWER SUPPLY Specified Operating Range Quiescent Current			±4.75	22	±5.25	V mA

Specifications subject to change without notice.

¹Typical open or short-circuited input; noise is lower when system is set to maximum gain and input is short-circuited. This figure includes the effects of both Voltage and current noise sources.

²Using resistive loads of 500 Ω or greater, or with the addition of a 1 k Ω pull-down resistor when driving lower loads.

³The dc gain of the main amplifier in the AD600 is X113; thus an input offset of only 100 μV becomes an 11.3 mV output offset. In the AD602, the amplifier's gain is X35.7; thus, an input offset of 100 µV becomes a 3.57 mV output offset.

Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

ABSOLUTE MAXIMUM RATINGS*

Supply Voltage ±V _S	±7.5 V
Input Voltages are its as at ming and main atold a	
Pins 1, 8, 9, 16	\dots $\pm V_S$
Pins 2, 3, 6, 7	±2 V Continuous
osition of the sliden in practice, the gain devi-	. $\pm V_S$ for 10 ms
Pins 4, 5	$\dots \dots \pm \dot{V}_{s}$
Internal Power Dissipation	600 mW
Operating Temperature Range	
Storage Temperature Range	-65°C to +150°C
Lead Temperature, Soldering 60 sec	+300°C
NOTES	rate access to the

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Thermal Characteristics:

16-Pin Plastic Package: $\theta_{JA} = 85^{\circ}\text{C/Watt}$ 16-Pin SOIC Package: $\theta_{JA} = 100^{\circ}\text{C/Watt}$

ORDERING GUIDE

Model	Gain Range	Temperature Range	Package Option*
AD600JN	0 dB to +40 dB	0°C to +70°C	N-16
AD600JR	0 dB to +40 dB	0°C to +70°C	R-16
AD602JN	-10 dB to +30 dB	0°C to +70°C	N-16
AD602JR	-10 dB to +30 dB	0°C to +70°C	R-16

 $\star N$ = Plastic DIP; R = Small Outline IC (SOIC). For outline information see Package Information section.

The advantage of this topology is that the ampirite can use use the nive feedback to increase the accuracy of its gain; also, since the

CAUTION

ESD (electrostatic discharge) sensitive device. Permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.




PIN DESCRIPTIONS

Pin	Function	Description Description de la
Pin 1	C1LO	CH1 Gain-Control Input "LO" (Positive Voltage Reduces CH1 Gain).
2 /	A1HI	CH1 Signal Input "HI" (Positive Voltage Increases CH1 Output).
	AlLO	CH1 Signal Input "LO" (Usually Taken to CH1 Input Ground).
	GAT1	CH1 Gating Input (A Logic "HI" Shuts Off CH1 Signal Path).
Pin 5	GAT2	CH2 Gating Input (A Logic "HI" Shuts Off CH2 Signal Path).
	A2LO	CH2 Signal Input "LO" (Usually Taken to
Pin 7	A2HI	CH2 Signal Input "HI" (Positive Voltage Increases CH2 Output).
Pin 8	C2LO	CH2 Gain-Control Input "LO" (Positive Voltage Reduces CH2 Gain).
Pin 9	C2HI	CH2 Gain-Control Input "HI" (Positive Voltage Increases CH2 Gain).
	A2CM	CH2 Common (Usually Taken to CH2 Output Ground).
	A2OP	CH2 Output.
Pin 12	VNEG	Negative Supply for Both Amplifiers.
Pin 13	VPOS	Positive Supply for Both Amplifiers.
Pin 14	A1OP	CH1 Output. and and 103GA best 000GA as
Pin 15	A1CM	CH1 Common (Usually Taken to CH1 Output Ground).
Pin 16	CIHI	CH1 Gain-Control Input "HI" (Positive Voltage Increases CH1 Gain).

CONNECTION DIAGRAM

16-Pin Plastic DIP (N) Package 16-Pin Plastic SOIC (R) Package



tures. They comprise two fixed gain amplifiers, each preceded by a voltage-controlled attenuator of 0 dB to 42.14 dB with independent control interfaces, each having a scaling factor of 32 dB per volt. The gain of each amplifier in the AD600 is laser trimmed to 41.07 dB (X113), thus providing a control range of -1.07 dB to 41.07 dB (0 dB to 40 dB with overlap), while the AD602 amplifiers have a gain of 31.07 dB (X35.8) and provide an overall gain of -11.07 dB to 31.07 dB (-10 dB to 30 dB with overlap).

The advantage of this topology is that the amplifier can use negative feedback to increase the accuracy of its gain; also, since the amplifier never has to handle large signals at its input, the distortion can be very low. A further feature of this approach is that the small-signal gain and phase response, and thus the pulse response, are essentially independent of gain.

The following discussion describes the AD600. Figure 1 is a simplified schematic of one channel. The input attenuator is a seven-section R-2R ladder network, using untrimmed resistors of nominally R = 62.5 Ω , which results in a characteristic resistance of 125 Ω ±20%. A shunt resistor is included at the input and laser trimmed to establish a more exact input resistance of 100 Ω ±2%, which ensures accurate operation (gain and HP corner frequency) when used in conjunction with external resistors or capacitors.




Figure 1. Simplified Block Diagram of Single Channel of the AD600 and AD602

The nominal maximum signal at input A1HI is 1 V rms $(\pm 1.4 \text{ V peak})$ when using the recommended $\pm 5 \text{ V}$ supplies, although operation to $\pm 2 \text{ V peak}$ is permissible with some increase in HF distortion and feedthrough. Each attenuator is provided with a separate signal "LO" connection, for use in rejecting common-mode, the voltage between input and output grounds. Circuitry is included to provide rejection of up to $\pm 100 \text{ mV}$.

The signal applied at the input of the ladder network is attenuated by 6.02 dB by each section; thus, the attenuation to each of the taps is progressively 0, 6.02, 12.04, 18.06, 24.08, 30.1, 36.12 and 42.14 dB. A unique circuit technique is employed to interpolate between these tap points, indicated by the "slider" in Figure 1, providing continuous attenuation from 0 dB to 42.14 dB.

ract, it is voitage controlled. The details of the control interface are discussed later. Note that the gain is at all times exactly determined, and a linear decibel relationship is automatically guaranteed between the gain and the control parameter which determines the position of the slider. In practice, the gain deviates from the ideal law, by about ± 0.2 dB peak (see, for example, Figure 6).

Note that the signal inputs are not fully differential: A1LO and A1CM (for CH1) and A2LO and A2CM (for CH2) provide separate access to the input and output grounds. This recognizes the practical fact that even when using a ground plane, small differences will arise in the voltages at these nodes. It is important that A1LO and A2LO be connected directly to the input ground(s); significant impedance in these connections will reduce the gain accuracy. A1CM and A2CM should be connected to the load ground(s).

Noise Performance

An important reason for using this approach is the superior noise performance that can be achieved. The nominal resistance seen at the inner tap points of the attenuator is 41.7 Ω (one third of 125 Ω), which exhibits a Johnson noise spectral density (NSD) of 0.84 nV/ $\sqrt{\rm Hz}$ (that is, $\sqrt{4 \rm kTR}$) at 27°C, which is a large fraction of the total input noise. The first stage of the amplifier contributes a further 1.12 nV/ $\sqrt{\rm Hz}$, for a total input noise of 1.4 nV/ $\sqrt{\rm Hz}$.

The noise at the 0 dB tap depends on whether the input is short-circuited or open-circuited: when shorted, the minimum NSD of 1.12 nV/ $\sqrt{\rm Hz}$ is achieved; when open, the resistance of 100 Ω at the first tap generates 1.29 nV/ $\sqrt{\rm Hz}$, so the noise increases to a total of 1.71 nV/ $\sqrt{\rm Hz}$. (This last calculation would be important if the AD600 were preceded, for example, by a 900 Ω resistor to allow operation from inputs up to ± 10 V rms. However, in most cases the low impedance of the source will limit the maximum noise resistance.)

It will be apparent from the foregoing that it is essential to use a low resistance in the design of the ladder network to achieve low noise. In some applications this may be inconvenient, requiring the use of an external buffer or preamplifier. However, very few amplifiers combine the needed low noise with low distortion at maximum input levels, and the power consumption needed to achieve this performance is fundamentally required to be quite high (due to the need to maintain very low resistance values while also coping with large inputs). On the other hand, there is little value in providing a buffer with high input impedance, since the usual reason for this—the minimization of loading of a high resistance source—is not compatible with low noise.

Apart from the small variations just discussed, the signal-to-noise (S/N) ratio at the output is essentially independent of the attenuator setting, since the maximum undistorted output is 1 V rms and the NSD at the output of the AD600 is fixed at 113 times 1.4 nV $\sqrt{\text{Hz}}$, or 158 nV/ $\sqrt{\text{Hz}}$. Thus, in a 1 MHz bandwidth, the output S/N ratio would be 76 dB. The input NSD of the AD600 and AD602 are the same, but because of the 10 dB lower gain in the AD602's fixed amplifier, its output S/N ratio is 10 dB better, or 86 dB in a 1 MHz bandwidth.

ance (15 $M\Omega$) input, with a scaling factor which is laser trimmed to 32 dB per volt, that is, 31.25 mV/dB. Each of the two amplifiers has its own control interface. An internal bandgap reference ensures stability of the scaling with respect to supply and temperature variations, and is the only circuitry common to both channels.

When the differential input voltage $V_G=0~V$, the attenuator "slider" is centered, providing an attenuation of 21.07 dB, thus resulting in an overall gain of 20 dB (= -21.07 dB + 41.07 dB). When the control input is -625~mV, the gain is lowered by 20 dB (= 0.625×32), to 0 dB; when set to +625~mV, the gain is increased by 20 dB, to 40 dB. When this interface is overivine in either direction, the gain approaches either -1.07~dB (= -42.14~dB + 41.07~dB) or 41.07~dB (= 0.42.14~dB + 41.07~dB), respectively.

The gain of the AD600 can thus be calculated using the following simple expression:

$$Gain(dB) = 32 V_G + 20$$
 (1)

where V_G is in volts. For the AD602, the expression is:

$$Gain(dB) = 32 V_G + 10$$
 (2)

Operation is specified for V_G in the range from -625~mV dc to +625~mV dc. The high impedance gain-control input ensures minimal loading when driving many amplifiers in multiple-channel applications. The differential input configuration provides flexibility in choosing the appropriate signal levels and polarities for various control schemes.

For example, the gain-control input can be fed differentially to the inputs, or single-ended by simply grounding the unused input. In another example, if the gain is to be controlled by a DAC providing a positive only ground referenced output, the "Gain Control LO" pin (either C1LO or C2LO) should be biased to a fixed offset of +625 mV, to set the gain to 0 dB when "Gain Control HI" (C1HI or C2HI) is at zero, and to 40 dB when at +1.25 V.

It is a simple matter to include a voltage divider to achieve other scaling factors. When using an 8-bit DAC having a FS output of +2.55 V (10 mV/bit) a divider ratio of 1.6 (generating 6.25 mV/bit) would result in a gain setting resolution of 0.2 dB/bit. Later, we will discuss how the two sections of an AD600 or AD602 may be cascaded, when various options exist for gain control.

Signal-Gating Inputs

Each amplifier section of the AD600 and AD602 is equipped with a signal gating function, controlled by a TTL or CMOS logic input (GAT1 or GAT2). The ground references for these inputs are the signal input grounds A1LO and A2LO, respectively. Operation of the channel is unaffected when this input is LO or left open-circuited. Signal transmission is blocked when this input is HI. The dc output level of the channel is set to within a few millivolts of the output ground (A1CM or A2CM), and simultaneously the noise level drops significantly. The reduction in noise and spurious signal feedthrough is useful in ultrasound beam-forming applications, where many amplifier outputs are summed.

A special circuit technique is used to provide rejection of voltages appearing between input grounds (A1LO and A2LO) and output grounds (A1CM and A2CM). This is necessary because of the "op amp" form of the amplifier, as shown in Figure 1. The feedback voltage is developed across the resistor RF1 (which, to achieve low noise, has a value of only 20 Ω). The voltage developed across this resistor is referenced to the input common, so the output voltage is also referred to that node.

To provide rejection of this common voltage, an auxiliary amplifier (not shown) is included, which senses the voltage difference between input and output commons and cancels this error component. Thus, for zero differential signal input between A1HI and A1LO, the output A1OP simply follows the voltage at A1CM. Note that the range of voltage differences which can exist between A1LO and A1CM (or A2LO and A2CM) is limited to about ±100 mV. Figure 50 (one of the typical performance curves at the end of this data sheet) shows typical common-mode rejection ratio versus frequency.

ACHIEVING 80 dB GAIN RANGE

The two amplifier sections of the X-AMP can be connected in series to achieve higher gain. In this mode, the output of A1 (A1OP and A1CM) drives the input of A2 via a high-pass network (usually just a capacitor) that rejects the dc offset. The nominal gain range is now -2 dB to +82 dB for the AD600 or -22 dB to +62 dB for the AD602.

There are several options in connecting the gain-control inputs. The choice depends on the desired signal-to-noise ratio (SNR) and gain error (output ripple). The following examples feature the AD600; the arguments generally apply to the AD602, with appropriate changes to the gain values.

Sequential Mode (Maximum S/N Ratio)

In the sequential mode of operation, the SNR is maintained at its highest level for as much of the gain control range possible, as shown in Figure 2. Note here that the gain range is 0 dB to 80 dB. Figure 3 shows the general connections to accomplish this. Both gain-control inputs, C1HI and C2HI, are driven in parallel by a positive only, ground referenced source with a range of 0 V to +2.5 V.






Figure 2. S/N Ratio vs. Control Voltage Sequential Control (1 MHz Bandwidth)








Figure 3. AD600 Gain Control Input Calculations for Sequential Control Operation

The gains are offset (Figure 4) such that A2's gain is increased only after A1's gain has reached its maximum value. Note that for a differential input of -700 mV or less, the gain of a single amplifier (A1 or A2) will be at its minimum value of -1.07 dB; for a differential input of +700 mV or more, the gain will be at its maximum value of 41.07 dB. Control inputs beyond these limits will not affect the gain and can be tolerated without damage or foldover in the response. See the Specifications Section of this data sheet for more details on the allowable voltage range. The gain is now

$$Gain (dB) = 32 V_C$$
 and IHIO categories described (3)

where V_C is the applied control voltage.




Figure 4. Explanation of Offset Calibration for Sequential Control

When V_C is set to zero, $V_{G1} = -0.592$ V and the gain of A1 is +1.07 dB (recall that the gain of each amplifier section is 0 dB for $V_G = -625$ mV); meanwhile, $V_{G2} = -1.908$ V so the gain of A2 is -1.07 dB. The overall gain is thus 0 dB (see Figure 3a). When $V_C = +1.25$ V, $V_{G1} = 1.25$ V -0.592 V = +0.658 V, which sets the gain of A1 to 40.56 dB, while $V_{G2} = 1.25$ V -1.908 V = -0.658 V, which sets A2's gain at -0.56 dB. The overall gain is now 40 dB (see Figure 3b). When $V_C = +2.5$ V, the gain of A1 is 41.07 dB and that of A2 is 38.93 dB, resulting in an overall gain of 80 dB (see Figure 3c). This mode of operation is further clarified by Figure 5, which is a plot of the separate gains of A1 and A2 and the overall gain versus the control voltage. Figure 6 is a plot of the gain error of the cascaded amplifiers versus the control voltage.

Parallel Mode (Simplest Gain-Control Interface)

In this mode, the gain-control voltage is applied to both inputs in parallel — C1HI and C2HI are connected to the control voltage, and C1LO and C2LO are optionally connected to an offset voltage of +0.625 V. The gain scaling is then doubled to 64 dB/V, requiring only 1.25 V for an 80 dB change of gain. The amplitude of the gain ripple in this case is also doubled, as shown in Figure 7, and the instantaneous signal-to-noise ratio at the output of A2 decreases linearly as the gain is increased (Figure 8).

Low Ripple Mode (Minimum Gain Error)

As can be seen in Figures 6 and 7, the output ripple is periodic. By offsetting the gains of A1 and A2 by half the period of the ripple, or 3 dB, the residual gain errors of the two amplifiers can be made to cancel. Figure 9 shows the much lower gain ripple when configured in this manner. Figure 10 plots the S/N ratio as a function of gain; it is very similar to that in the "Parallel Mode."




Figure 5. Plot of Separate and Overall Gains in Sequential Control




Figure 6. Gain Error for Cascaded Stages – Sequential Control




Figure 7. Gain Error for Cascaded Stages – Parallel Control




Figure 8. SNR for Cascaded Stages - Parallel Control




Figure 9. Gain Error for Cascaded Stages – Low Ripple Mode




Figure 10. ISNR vs. Control Voltage - Low Ripple Mode

The full potential of any high performance amplifier can only be realized by careful attention to details in its applications. The following pages describe fully tested circuits in which many such details have already been considered. However, as is always true of high accuracy, high speed analog circuits, the schematic is only part of the story; this is no less true for the AD600 and AD602. Appropriate choices in the overall board layout and the type and placement of power supply decoupling components are very important. As explained previously, the input grounds A1LO and A2LO must use the shortest possible connections.

The following circuits show examples of time-gain control for ultrasound and for sonar, methods for increasing the output drive, and AGC amplifiers for audio and RF/IF signal processing using both peak and rms detectors. These circuits also illustrate methods of cascading X-AMPs for either maintaining the optimal S/N ratio or maximizing the accuracy of the gain-control voltage for use in signal measurement. These AGC circuits may be modified for use as voltage-controlled amplifiers for use in sonar and ultrasound applications by removing the detector and substituting a DAC or other voltage source for supplying the control voltage.

Time-Gain Control (TGC) and Time-Variable Gain (TVG) Ultrasound and sonar systems share a similar requirement: both need to provide an exponential increase in gain in response to a linear control voltage, that is, a gain control that is "linear in dB." Figure 11 shows the AD600/AD602 configured for a control voltage ramp starting at -625 mV and ending at +625 mV for a gain-control range of 40 dB. For simplicity, only the A1 connections are shown. The polarity of the gain-control voltage may be reversed and the control voltage inputs C1HI and C1LO reversed to achieve the same effect. The gain-control voltage can be supplied by a voltage-output DAC such as the AD7242, which contains two complete DACs, operates from ±5 V supplies, has an internal reference of 3 V, and provides ±3 V of output swing. As such it is well-suited for use with the AD600/ AD602, needing only a few resistors to scale the output voltage of the DACs to the levels needed by the AD600/AD602.




Figure 11. The Simplest Application of the X-AMP is as a TGC or TVG Amplifier in Ultrasound or Sonar. Only the A1 Connections Are Shown for Simplicity.

The AD000/AD002's output stage has limited capability for negative-load driving capability. For driving loads less than 500 Ω , the load drive may be increased by about 5 mA by connecting a 1 k Ω pull-down resistor from the output to the negative supply (Figure 12).

Driving Capacitive Loads

For driving capacitive loads of greater than 5 pF, insert a 10 Ω resistor between the output and the load. This lowers the possibility of oscillation.




Figure 12. Adding a 1 $k\Omega$ Pull-Down Resistor Increases the X-AMP's Output Drive by About 5 mA. Only the A1 Connections Are Shown for Simplicity.

Realizing Other Gain Ranges

Larger gain ranges can be accommodated by cascading amplifiers. Combinations built by cascading two amplifiers include -20 dB to +60 dB (using one AD602), -10 dB to +70 dB (1/2 of an AD602 followed by 1/2 of an AD600), and 0 dB to 80 dB (one AD600). In multiple-channel applications, extra protection against oscillations can be provided by using amplifier sections from different packages.

An Ultralow Noise VCA

The two channels of the AD600 or AD602 may be operated in parallel to achieve a 3 dB improvement in noise level, providing 1 nV/ $\sqrt{\text{Hz}}$ without any loss of gain accuracy or bandwidth.

In the simplest case, as shown in Figure 13, the signal inputs A1HI and A2HI are tied directly together, the outputs A1OP and A2OP are summed via R1 and R2 (100 Ω each), and the control inputs C1HI/C2HI and C1LO/C2LO operate in parallel. Using these connections, both the input and output resistances are 50 Ω . Thus, when driven from a 50 Ω source and terminated in a 50 Ω load, the gain is reduced by 12 dB, so the gain range becomes -12 dB to +28 dB for the AD600 and -22 dB to +18 dB for the AD602. The peak input capability remains unaffected (1 V rms at the IC pins, or 2 V rms from an unloaded 50 Ω source). The loading on each output, with a 50 Ω load, is effectively 200 Ω , because the load current is shared between the two channels, so the overall amplifier still meets its specified maximum output and distortion levels for a 200 Ω load. This amplifier can deliver a maximum sine wave power of +10 dBm to the load.




Figure 13. An Ultralow Noise VCA Using the AD600 or AD602

A Low Noise, 6 dB Preamplifier

In some ultrasound applications, the user may wish to use a high input impedance preamplifier to avoid the signal attenuation that would result from loading the transducer by the $100~\Omega$ input resistance of the X-AMP. High gain cannot be tolerated, because the peak transducer signal is typically $\pm 0.5~V$, while the peak input capability of the AD600 or AD602 is only slightly more than $\pm 1~V$. A gain of two is a suitable choice. It can be shown that if the preamplifier's overall referred-to-input (RTT) noise is to be the same as that due to the X-AMP alone $(1.4~nV/\sqrt{Hz})$, then the input noise of a X2 preamplifier must be $\sqrt{(3/4)}$ times as large, that is, $1.2~nV/\sqrt{Hz}$.




Figure 14. A Low Noise Preamplifier for the AD600 and AD602

An inexpensive circuit, using complementary transistor types chosen for their low $r_{\rm bb'}$, is shown in Figure 14. The gain is determined by the ratio of the net collector load resistance to the net emitter resistance, that is, it is an open-loop amplifier. The gain will be X2 (6 dB) only into a 100 Ω load, assumed to be provided by the input resistance of the X-AMP; R2 and R7 are in shunt with this load, and their value is important in defining the gain. For small-signal inputs, both transistors contribute an equal transconductance, which is rendered less sensitive to signal level by the emitter resistors R4 and R5, which also play a dominant role in setting the gain.

This is a Class AB amplifier. As $V_{\rm IN}$ increases in a positive direction, Q1 conducts more heavily and its $r_{\rm e}$ becomes lower while that of Q2 increases. Conversely, more negative values of $V_{\rm IN}$ result in the $r_{\rm e}$ of Q2 decreasing, while that of Q1 increases. The design is chosen such that the net emitter resistance is essentially independent of the instantaneous value of $V_{\rm IN}$, resulting in moderately low distortion. Low values of resistance and moderately high bias currents are important in achieving the low noise, wide bandwidth, and low distortion of this preamplifier. Heavy decoupling prevents noise on the power supply lines from being conveyed to the input of the X-AMP.

Table I. Measured Preamplifier Performance

Measurement	r temp up c	Value	Units
Gain (f = 30 MHz)	od 6on lliw i	dB	
Bandwidth (-3 dB)		250	MHz
Input Signal for		SERVE DESCRIPTION	V anastro ter
1 dB Compression		1 20000	V p-p
Distortion		10 minne	oi V one
$V_{IN} = 200 \text{ mV p-p}$	HD2	0.27	%
	HD3	0.14	%
$V_{IN} = 500 \text{ mV p-p}$	HD2	0.44	%
Ol as 600 a A (reminally	HD3	0.58	%
System Input Noise		1.03	nV/√Hz
Spectral Density (NSD)	or not delike	the objections
(Preamp plus X-AMP)		NTO THE HIMES	an amanagin
Input Resistance		1.4	kΩ
Input Capacitance		15	pF
Input Bias Current		±150	μΑ
Power Supply Voltage		n 12±5 2 dr i	mstavban el
Quiescent Current		15	mA

A Low Noise AGC Amplifier with 80 dB Gain Range

Figure 15 provides an example of the ease with which the AD600 can be connected as an AGC amplifier. A1 and A2 are cascaded, with 6 dB of attenuation introduced by the 100 Ω resistor R1, while a time constant of 5 ns is formed by C1 and the 50 Ω of net resistance at the input of A2. This has the dual effect of (a) lowering the overall gain range from $\{0\ dB\ to\ 80\ dB\}$ to $\{6\ dB\ to\ 74\ dB\}$ and $\{b\}$ introducing a single-pole lowpass filter with a $-3\ dB$ frequency of about 32 MHz. This ensures stability at the maximum gain for a slight reduction in the overall bandwidth. The capacitor C4 blocks the small dc offset voltage at the output of A1 (which might otherwise saturate A2 at its maximum gain) and introduces a high pass corner at about 8 kHz, useful in eliminating low frequency noise and spurious signals which may be present at the input.




Figure 15. This Accurate HF AGC Amplifier Uses Just Three Active Components.

A simple half-wave detector is used, based on Q1 and R2. The average current into capacitor C2 is just the difference between the current provided by the AD590 (300 μ A at 300 K, 27°C) and the collector current of Q1. In turn, the control voltage V_G is the time integral of this *error* current. When V_G (and thus the gain) is stable, the rectified current in Q1 must, on average, exactly balance the current in the AD590. If the output of A2 is too small to do this, V_G will ramp up, causing the gain to increase, until Q1 conducts sufficiently. The operation of this control system will now be described in detail.

First, consider the particular case where R2 is zero and the output voltage $V_{\rm OUT}$ is a square wave at, say, 100 kHz, that is, well above the corner frequency of the control loop. During the time $V_{\rm OUT}$ is negative, Q1 conducts; when $V_{\rm OUT}$ is positive, it is cut off. Since the average collector current is forced to be 300 $\mu\rm A$, and the square wave has a 50% duty-cycle, the current when conducting must be 600 $\mu\rm A$. With R2 omitted, the peak value of $V_{\rm OUT}$ would be just the $V_{\rm BE}$ of Q1 at 600 $\mu\rm A$ (typically about 700 mV) or 2 $V_{\rm BE}$ peak-to-peak. This voltage, hence the amplitude at which the output stabilizes, has a strong negative temperature coefficient (TC), typically -1.7 mV/°C. While this may not be troublesome in some applications, the correct value of R2 will render the output stable with temperature.

To understand this, first note that the current in the AD590 is closely proportional to absolute temperature (PTAT). (In fact, this IC is intended for use as a thermometer.) For the moment, continue to assume that the signal is a square wave. When Q1 is conducting, $V_{\rm OUT}$ is the now the sum of $V_{\rm BE}$ and a voltage which is PTAT and which can be chosen to have an equal but opposite TC to that of the base-to-emitter voltage. This is actually nothing more than the "bandgap voltage reference" principle in thinly veiled disguise! When we choose R2 such that the sum of the voltage across it and the $V_{\rm BE}$ of Q1 is close to the bandgap voltage of about 1.2 V, $V_{\rm OUT}$ will be stable over a wide range of temperatures, provided, of course, that Q1 and the AD590 share the same thermal environment.

Since the average emitter current is 600 μA during each half-cycle of the square wave, a resistor of 833 Ω would add a PTAT voltage of 500 mV at 300 K, increasing by 1.66 mV/°C. In practice, the optimum value of R2 will depend on the transistor used, and, to a lesser extent, on the waveform for which the temperature stability is to be optimized; for the devices shown and sine wave signals, the recommended value is 806 Ω . This resistor also serves to lower the peak current in Q1 and the

200 Hz LP filter it forms with C2 helps to minimize distortion due to ripple in V_G . Note that the output amplitude under sine wave conditions will be higher than for a square wave, since the average value of the current for an ideal rectifier would be 0.637 times as large, causing the output amplitude to be 1.88 (=1.2/0.637) V, or 1.33 V rms. In practice, the somewhat nonideal rectifier results in the sine wave output being regulated to about 1.275 V rms.

An offset of $+375~{\rm mV}$ is applied to the inverting gain-control inputs C1LO and C2LO. Thus the nominal $-625~{\rm mV}$ to $+625~{\rm mV}$ range for V $_{\rm G}$ is translated upwards (at V $_{\rm G}$ ') to $-0.25~{\rm V}$ for minimum gain to $+1~{\rm V}$ for maximum gain. This prevents Q1 from going into heavy saturation at low gains and leaves sufficient "headroom" of 4 V for the AD590 to operate correctly at high gains when using a $+5~{\rm V}$ supply.

In fact, the 6 dB interstage attenuator means that the overall gain of this AGC system actually runs from -6 dB to +74 dB. Thus, an input of 2 V rms would be required to produce a 1 V rms output at the minimum gain, which exceeds the 1 V rms maximum input specification of the AD600. The available gain range is therefore 0 dB to 74 dB (or, X1 to X5000). Since the gain scaling is 15.625 mV/dB (because of the cascaded stages) the minimum value of $V_{\rm G}{}'$ is actually increased by 6 \times 15.625 mV, or about 94 mV, to -156 mV, so the risk of saturation in Q1 is reduced.

The emitter circuit of Q1 is somewhat inductive (due its finite $f_{\rm t}$ and base resistance). Consequently, the effective value of R2 increases with frequency. This would result in an increase in the stabilized output amplitude at high frequencies, but for the addition of C3, determined experimentally to be 15 pF for the 2N3904 for maximum response flatness. Alternatively, a faster transistor can be used here to reduce HF peaking. Figure 16 shows the ac response at the stabilized output level of about $1.3~V~{\rm rms}$. Figure 17 demonstrates the output stabilization for sine wave inputs of 1 mV to 1 V rms at frequencies of 100 kHz, 1 MHz and 10 MHz.

While the "bandgap" principle used here sets the output amplitude to 1.2 V (for the square wave case), the stabilization point can be set to any higher amplitude, up to the maximum output of \pm (V $_{S}-2$) V which the AD600 can support. It is only necessary to split R2 into two components of appropriate ratio whose parallel sum remains close to the zero-TC value of 806 Ω . This is illustrated in Figure 18, which shows how the output can be raised, without altering the temperature stability.




Figure 16. AC Response at the Stabilized Output Level of 1.3 V RMS




Figure 17. Output Stabilization vs. RMS Input for Sine Wave Inputs at 100 kHz, 1 MHz, and 10 MHz




Figure 18. Modification in Detector to Raise Output to 2 V RMS

A Wide Range, RMS-Linear dB Measurement System (2 MHz AGC Amplifier with RMS Detector)

Monolithic rms-dc converters provide an inexpensive means to measure the rms value of a signal of arbitrary waveform, and they also may provide a low accuracy logarithmic ("decibel-scaled") output. However, they have certain shortcomings. The first of these is their restricted dynamic range, typically only 50 dB. More troublesome is that the bandwidth is roughly proportional to the signal level; for example, the AD636 provides a 3 dB bandwidth of 900 kHz for an input of 100 mV rms, but has a bandwidth of only 100 kHz for a 10 mV rms input. Its

logarithmic output is unbuffered, uncalibrated and not stable over temperature; considerable support circuitry, including at least two adjustments and a special high TC resistor, is required to provide a useful output.

All of these problems can be eliminated using an AD636 as merely the detector element in an AGC loop, in which the difference between the rms output of the amplifier and a fixed dc reference are nulled in a loop integrator. The dynamic range and the accuracy with which the signal can be determined are now entirely dependent on the amplifier used in the AGC system. Since the input to the rms-dc converter is forced to a constant amplitude, close to its maximum input capability, the bandwidth is no longer signal dependent. If the amplifier has an exactly exponential ("linear-dB") gain-control law, its control voltage V_G is forced by the AGC loop to be have the general form:

$$V_{OUT} = V_{SCALE} \log 10 \frac{V_{IN(RMS)}}{V_{REF}}$$
 (4

Figure 19 shows a practical wide dynamic range rms-responding measurement system using the AD600. Note that the signal output of this system is available at A2OP, and the circuit can be used as a wideband AGC amplifier with an rms-responding detector. This circuit can handle inputs from 100 μV to 1 V rms with a constant measurement bandwidth of 20 Hz to 2 MHz, limited primarily by the AD636 rms converter. Its logarithmic output is a loadable voltage, accurately calibrated to 100 mV/dB, or 2 V per decade, which simplifies the interpretation of the reading when using a DVM, and is arranged to be -4 V for an input of 100 μV rms input, zero for 10 mV, and +4 V for a 1 V rms input. In terms of Equation 4, $V_{\rm REF}$ is 10 mV and $V_{\rm SCALE}$ is 2 V.

Note that the peak "log output" of ± 4 V requires the use of ± 6 V supplies for the dual op amp U3 (AD712) although lower supplies would suffice for the AD600 and AD636. If only ± 5 V supplies are available, it will be either necessary to use a reduced value for V_{SCALE} (say 1 V, in which case the peak output would be only ± 2 V) or restrict the dynamic range of the signal to about 60 dB.

As in the previous case, the two amplifiers of the AD600 are used in cascade. However, the 6 dB attenuator and low-pass filter found in Figure 1 are replaced by a unity gain buffer amplifier U3A, whose 4 MHz bandwidth eliminates the risk of instability at the highest gains. The buffer also allows the use of a high impedance coupling network (C1/R3) which introduces a high-pass corner at about 12 Hz. An input attenuator of 10 dB (X0.316) is now provided by R1 + R2 operating in conjunction with the AD600's input resistance of 100 Ω . The adjustment provides exact calibration of the logarithmic intercept V_{REF} in critical applications, but R1 and R2 may be replaced by a fixed resistor of 215 Ω if very close calibration is not needed, since the input resistance of the AD600 (and all other key parameters of it and the AD636) are already laser trimmed for accurate operation. This attenuator allows inputs as large as ±4 V to be accepted, that is, signals with an rms value of 1 V combined with a crest factor of up to 4.

The output of A2 is ac coupled via another 12 Hz high-pass filter formed by C2 and the $6.7~\mathrm{k}\Omega$ input resistance of the AD636. The averaging time constant for the rms-dc converter is determined by C4. The unbuffered output of the AD636 (at Pin 8) is compared with a fixed voltage of $+316~\mathrm{mV}$ set by the positive




Figure 19. The Output of This Three-IC Circuit Is Proportional to the Decibel Value of the RMS Input.

supply voltage of +6 V and resistors R6 and R7. (V_{REF} is proportional to this voltage, and systems requiring greater calibration accuracy should replace the supply dependent reference with a more stable source.)

Any difference in these voltages is integrated by the op amp U3B, with a time constant of 3 ms formed by the parallel sum of R6/R7 and C3. Now, if the output of the AD600 is too high, V_{RMS} will be greater than the "setpoint" of 316 mV, causing the output of U3B-that is, VOUT-to ramp up (note that the integrator is noninverting). A fraction of VOUT is connected to the inverting gain-control inputs of the AD600, so causing the gain to be reduced, as required, until V_{RMS} is exactly equal to 316 mV, at which time the ac voltage at the output of A2 is forced to be exactly 316 mV rms. This fraction is set by R4 and R5 such that a 15.625 mV change in the control voltages of A1 and A2-which would change the gain of the cascaded amplifiers by 1 dB-requires a change of 100 mV at VOUT. Notice here that since A2 is forced to operate at an output level well below its capacity, waveforms of high crest factor can be tolerated throughout the amplifier.

To check the operation, assume an input of 10 mV rms is applied to the input, which results in a voltage of 3.16 mV rms at the input to A1, due to the 10 dB loss in the attenuator. If the system operates as claimed, $V_{\rm OUT}$ (and hence $V_{\rm G}$) should be zero. This being the case, the gain of both A1 and A2 will be 20 dB and the output of the AD600 will therefore be 100 times (40 dB) greater than its input, which evaluates to 316 mV rms, the input required at the AD636 to balance the loop. Finally, note that unlike most AGC circuits, needing strong temperature-compensation for the internal "kT'q" scaling, these voltages, and thus the output of this measurement system, are temperature stable, arising directly from the fundamental and exact exponential attenuation of the ladder networks in the AD600.

Typical results are presented for a sine wave input at 100 kHz. Figure 20 shows that the output is held very close to the setpoint of 316 mV rms over an input range in excess of 80 dB. (This system can, of course, be used as an AGC amplifier, in which the rms value of the input is leveled.) Figure 21 shows the "decibel" output voltage. More revealing is Figure 22, which shows that the *deviation* from the ideal output predicted by Equation 1 over the input range 80 μ V to 500 mV rms is within ± 0.5 dB, and within ± 1 dB for the 80 dB range from 80 μ V to 800 mV. By suitable choice of the input attenuator R1 + R2, this could be centered to cover any range from 25 mV to 250 mV




Figure 20. The RMS Output of A2 Is Held Close to the "Setpoint" 316 mV for an Input Range of Over 80 dB




Figure 21. The dB Output of Figure 19's Circuit Is Linear Over an 80 dB Range

to, say, 1 mV to 10 V, with appropriate correction to the value of $V_{\rm REF}$. (Note that $V_{\rm SCALE}$ is not affected by the changes in the range.) The gain ripple of ± 0.2 dB seen in this curve is the result of the finite interpolation error of the X-AMP. Note that it occurs with a periodicity of 12 dB—twice the separation between the tap points (because of the two cascaded stages).

This ripple can be canceled whenever the X-AMP stages are cascaded by introducing a 3 dB offset between the two pairs of control voltages. A simple means to achieve this is shown in Figure 23: the voltages at C1HI and C2HI are "split" by




Figure 22. Data from Figure 20 Presented as the Deviation from the Ideal Output Given in Equation 4




Figure 23. Reducing the Gain Error Ripple

 ± 46.875 mV, or ± 1.5 dB. Alternatively, either one of these pins can be individually offset by 3 dB and a 1.5 dB gain adjustment made at the input attenuator (R1 + R2).

The error curve shown in Figure 24 demonstrates that over the central portion of the range the output voltage can be maintained very close to the ideal value. The penalty for this modification is the higher errors at the extremities of the range. The next two applications show how three amplifier sections can be cascaded to extend the nominal conversion range to 120 dB, with the inclusion of simple LP filters of the type shown in Figure 15. Very low errors can then be maintained over a 100 dB range.




Figure 24. Using the 3 dB Offset Network, the Ripple Is Reduced

100 dB to 120 dB RMS Responding Constant Bandwidth AGC Systems with High Accuracy dB Outputs

The next two applications double as both AGC amplifiers and measurement systems. In both, precise gain offsets are used to achieve either (1) a very high gain linearity of ± 0.1 dB over the full 100 dB range, or (2) the optimal signal-to-noise ratio at any gain.

A 100 dB RMS/AGC System with Minimal Gain Error (Parallel Gain with Offset)

Figure 25 shows an rms-responding AGC circuit, which can equally well be used as an accurate measurement system. It accepts inputs of 10 µV to 1 V rms (-100 dBV to 0 dBV) with generous overrange. Figure 26 shows the logarithmic output, V_{LOG}, which is accurately scaled 1 V per decade, that is, 50 mV/dB, with an intercept ($V_{LOG} = 0$) at 3.16 mV rms (-50 dBV). Gain offsets of ±2 dB have been introduced between the amplifiers, provided by the ±62.5 mV introduced by R6-R9. These offsets cancel a small gain ripple which arises in the X-AMP from its finite interpolation error, which has a period of 18 dB in the individual VCA sections. The gain ripple of all three amplifier sections without this offset (in which case the gain errors simply add) is shown in Figure 27; it is still a remarkably low ±0.25 dB over the 108 dB range from 6 µV to 1.5 V rms. However, with the gain offsets connected, the gain linearity remains under ±0.1 dB over the specified 100 dB range (Figure 28).

The maximum gain of this circuit is 120 dB. If no filtering were used, the noise spectral density of the AD600 (1.4 nV/ $\sqrt{\rm Hz}$) would amount to an input noise of 8.28 μV rms in the full bandwidth (35 MHz). At a gain of one million, the output noise would dominate. Consequently, some reduction of bandwidth is mandatory, and in the circuit of Figure 25 it is due mostly to a single-pole low-pass filter R5/C3, which provides a -3 dB frequency of 458 kHz, which reduces the worst-case output noise (at $V_{\rm AGC}$) to about 100 mV rms at a gain of 100 dB. Of course, the bandwidth (and hence output noise) could be easily reduced further, for example, in audio applications, merely by increasing C3. The value chosen for this application is optimal in minimizing the error in the $V_{\rm LOG}$ output for small input signals.

The AD600 is dc-coupled, but even miniscule offset voltages at the input would overload the output at high gains, so high-pass filtering is also needed. To provide operation at low frequencies, two simple zeros at about 12 Hz are provided by R1/C1 and R4/C2; op amp sections U3A and U3B (AD713) are used to provide impedance buffering, since the input resistance of the AD600 is only 100 Ω . A further zero at 12 Hz is provided by C4 and the 6.7 $k\Omega$ input resistance of the AD636 rms converter.

The rms value of V_{LOG} is generated at Pin 8 of the AD636; the averaging time for this process is determined by C5, and the value shown results in less than 1% rms error at 20 Hz. The slowly varying V_{RMS} is compared with a fixed reference of 316 mV, derived from the positive supply by R10/R11. Any difference between these two voltages is integrated in C6, in conjunction with op amp U3C, the output of which is V_{LOG} . A fraction of this voltage, determined by R12 and R13, is returned to the gain control inputs of all AD600 sections. An increase in V_{LOG} lowers the gain, because this voltage is connected to the inverting polarity control inputs.

Now, in this case, the gains of all three VCA sections are being varied simultaneously, so the scaling is not 32 dB/V but 96 dB/V, or 10.42 mV/dB. The fraction of $V_{\rm LOG}$ required to set its




Figure 25. RMS Responding AGC Circuit with 100 dB Dynamic Range




Figure 26. V_{LOG} Plotted vs. V_{IN} for Figure 25's Circuit Showing 120 dB AGC Range




Figure 27. Gain Error for Figure 25 Without the 2 dB Offset Modification




Figure 28. Adding the 2 dB Offsets Improves the Linearization

scaling to 50 mV/dB is therefore 10.42/50, or 0.208. The resulting full-scale range of $V_{\rm LOG}$ is nominally ± 2.5 V. This scaling was chosen to allow the circuit to operate from ± 5 V supplies. Optionally, the scaling could be altered to 100 mV/dB, which would be more easily interpreted when $V_{\rm LOG}$ is displayed on a DVM, by increasing R12 to 25.5 k Ω . The full-scale output of ± 5 V then requires the use of supply voltages of at least ± 7.5 V.

A simple attenuator of 16.6 \pm 1.25 dB is formed by R2/R3 and the 100 Ω input resistance of the AD600. This allows the reference level of the decibel output to be precisely set to zero for an input of 3.16 mV rms, and thus center the 100 dB range between 10 μV and 1 V. In many applications R2/R3 may be replaced by a fixed resistor of 590 $\Omega.$ For example, in AGC applications, neither the slope nor the intercept of the logarithmic output is important.

accuracy of $V_{\rm LOG}$ at the top end of the signal range (that is, for small gains). The gain starts rolling off when the input to the first amplifier, U1A, reaches 0 dB. To compensate for this nonlinearity, Q1 turns on at $V_{\rm LOG} \sim +1.5$ V and increases the feedback to the control inputs of the AD600s, thereby needing a smaller voltage at $V_{\rm LOG}$ to maintain the input to the AD636 to the setpoint of 316 mV rms.

A 120 dB RMS/AGC System with Optimal S/N Ratio (Sequential Gain)


In the last case, all gains were adjusted simultaneously, resulting in an output signal-to-noise ratio (S/N ratio) which is always less than optimal. The use of sequential gain control results in a major improvement in S/N ratio, with only a slight penalty in the accuracy of $V_{\rm LOG}$, and no penalty in the stabilization accuracy of $V_{\rm AGC}$. The idea is simply to increase the gain of the earlier stages first (as the signal level decreases) and thus maintain the highest S/N ratio throughout the amplifier chain. This can be easily achieved with the AD600 because its gain is accurate even when the control input is overdriven; that is, each gaincontrol "window" of 1.25 V is used fully before moving to the next amplifier to the right.

Figure 29 shows the circuit for the sequential control scheme. R6 to R9 with R16 provide offsets of 42.14 dB between the individual amplifiers to ensure smooth transitions between the gain of each successive X-AMP, with the sequence of gain increase being U1A first, then U1B, and lastly U2A. The adjustable attenuator provided by R3 + R17 and the 100 Ω input resistance of U1A as well as the fixed 6 dB attenuation provided

by R2 and the input resistance of U1B are included both to set $V_{\rm LOG}$ to read 0 dB when $V_{\rm IN}$ is 3.16 mV rms and to center the 100 dB range between 10 μV rms and 1 V rms input. R5 and C3 provide a 3 dB noise bandwidth of 30 kHz. R12 to R15 change the scaling from 625 mV/decade at the control inputs to 1 V/decade at the output and at the same time center the dynamic range at 60 dB, which occurs if the $V_{\rm G}$ of U1B is equal to zero. These arrangements ensure that the $V_{\rm LOG}$ will still fit within the ± 6 V supplies.

Figure 30 shows $V_{\rm LOG}$ to be linear over a full 120 dB range. Figure 31 shows the error ripple due to the individual gain functions which is bounded by ± 0.2 dB (dotted lines) from 6 μV to 2 V. The small perturbations at about 200 μV and 20 mV, caused by the impracticality of matching the gain functions perfectly, are the only sign that the gains are now sequential. Figure 32 is a plot of $V_{\rm AGC}$ which remains very close to its set value of 316 mV rms over the full 120 dB range.

To more directly compare the signal-to-noise ratios in the "simultaneous" and "sequential" modes of operation, all interstage attenuation was eliminated (R2 and R3 in Figure 25, R2 in Figure 29), the input of U1A was shorted, R5 was selected to provide a 20 kHz bandwidth (R5 = 7.87 k Ω), and only the gain control was varied, using an external source. The rms value of the noise was then measured at V_{OUT} and expressed as an S/N ratio relative to 0 dBV, this being almost the maximum output capability of the AD600. Results for the simultaneous mode can be seen in Figure 33. The S/N ratio degrades uniformly as the gain is increased. Note that since the inverting gain control was used, the gain in this curve and in Figure 34 decreases for more positive values of the gain-control voltage.



and and the equals of Figure 29. 120 dB Dynamic Range RMS Responding Circuit Optimized for S/N Ratio

AD600/AD602




Figure 30. V_{LOG} is Essentially Linear Over the Full 120 dB Range




Figure 31. The Error Ripple Due to the Individual Gain Functions




Figure 32. V_{AGC} Remains Close to Its Setpoint Value of 316 mV RMS Over the Full 120 dB Range

In contrast, the S/N ratio for the sequential mode is shown in Figure 34. U1A always acts as a fixed noise source; varying its gain has no influence on the output noise. (This is a feature of the X-AMP technique.) Thus, for the first 40 dB of control range (actually slightly more, as explained below), when only this VCA section has its gain varied, the S/N ratio remains constant. During this time, the gains of U1B and U2A are at their minimum value of -1.07 dB.

For the next 40 dB of control range, the gain of U1A remains fixed at its maximum value of 41.07 dB and only the gain of U1B is varied, while that of U2A remains at its minimum value




Figure 33. S/N Ratio vs. Control Voltage for Parallel Gain Control (Figure 25)




Figure 34. S/N Ratio vs. Control Voltage for Sequential Gain Control (Figure 29)

of -1.07 dB. In this interval, the fixed output noise of U1A is amplified by the increasing gain of U1B and the S/N ratio progressively decreases.

Once U1B reaches its maximum gain of 41.07 dB, its output also becomes a gain independent noise source; this noise is presented to U2A. As the control voltage is further increased, the gains of both U1A and U1B remain fixed at their maximum value of 41.07 dB, and the S/N ratio continues to decrease. Figure 34 clearly shows this, because the maximum S/N ratio of 90 dB is extended for the first 40 dB of input signal before it starts to roll off.

This arrangement of staggered gains can be easily implemented because, when the control inputs of the AD600 are overdriven, the gain limits to its maximum or minimum values without side-effects. This eliminates the need for awkward nonlinear shaping circuits that have previously been used to break up the gain range of multistage AGC amplifiers. It is the precise values of the AD600's maximum and minimum gain (not 0 dB and 40 dB but -1.07 dB and 41.07 dB) that explain the rather odd values of the offset values that are used.

The optimization of the output S/N ratio is of obvious value in AGC systems. However, in applications where these circuit are considered for their wide range logarithmic measurements capabilities, the inevitable degradation of the S/N ratio at high gains need not seriously impair their utility. In fact, the bandwidth of the circuit shown in Figure 25 was specifically chosen so as to improve measurement accuracy by altering the shape of the log error curve (Figure 31) at low signal levels.

Typical Performance Characteristics—AD600/AD602




Figure 35. Gain Error vs. Gain Control Voltage




Figure 36. AD600 Frequency and Phase Response vs. Gain




Figure 37. AD602 Frequency and Phase Response vs. Gain




Figure 38. AD600 and AD602 Typical Group Delay vs. V_C




Figure 39. Third Order Intermodulation Distortion, $V_{OUT}=2~V~p-p$, $R_{\rm L}=500~\Omega$




Figure 40. Typical Output Voltage vs. Load Resistance (Negative Output Swing Limits First)




Figure 41. Input Impedance vs. Frequency




Figure 42. Output Offset vs. Gain Control Voltage (Control Channel Feedthrough)




Figure 43. Gain Control Channel Response Time. Top: Output Voltage, 2 V max; Bottom: Gain Control Voltage $V_{\rm C}=\pm 625~{\rm mV}$

AD600/AD602—Typical Performance Characteristics




Figure 44. Gating Feedthrough to Output, Gating Off to On




Figure 45. Gating Feedthrough to Output, Gating On to Off




Figure 46. Transient Response, Medium and High Gain




Figure 47. Input Stage Overload Recovery Time




Figure 48. Output Stage Overload Recovery Time




Figure 49. Transient Response Minimum Gain




Figure 50. CMRR vs. Frequency




Figure 51. PSRR vs. Frequency




Figure 52. Crosstalk Between A1 and A2 vs. Frequency



50 MHz, 80 dB Demodulating Logarithmic Amplifier with Limiter Output

AD606

FEATURES

Logarithmic Amplifier Performance

-75 dBm to +5 dBm Dynamic Range
≤1.5nV/√Hz Input Noise
Usable to ≥50 MHz
37.5 mV/dB Voltage Output
On-Chip Low-Pass Output Filter
Limiter Performance

90 dB Typical Gain ±4° Phase Stability at 45 MHz over 75 dB Range Adjustable Output Amplitude

Low Power

+5 V Single Supply Operation 65 mW Typical Power Consumption CMOS Compatible Power-Down to 250 μW ty <5 μs Enable/Disable Time

APPLICATIONS

High-Performance Log-IF Strips in Radar Ultrasound and Sonar Processing Phase-Stable Limiting Amplifier to 100 MHz Received Signal Strength Indicator (RSSI) Wide Range Signal and Power Measurement


PRODUCT DESCRIPTION

The AD606 is a complete, monolithic logarithmic amplifier using a 9-stage "successive-detection" technique. It provides both logarithmic and limited outputs. The logarithmic output is from a three-pole post-demodulation low-pass filter and provides a loadable output voltage of +0.1 V to +4 V. The logarithmic scaling is such that the output is +0.5 V for a sinusoidal input of -75 dBm and +3.5 V at an input of +5 dBm; over this range the logarithmic linearity is typically within ± 0.5 dB. All scaling parameters are proportional to the supply voltage.

The AD606 can operate above and below these limits, with reduced linearity, to provide as much as 90 dB of conversion range. A second low-pass filter automatically nulls the input offset of the first stage down to the submicrovolt level. Adding external capacitors to both filters allows operation at input frequencies as low as a few hertz.

The AD606's limiter output provides a hard-limited signal output as a differential current of ± 1.2 mA from open-collector outputs. In a typical application, both of these outputs are loaded by 200 Ω resistors to provide a voltage gain of more than 90 dB from the input. Transition times are 1.5 ns, and the phase is stable to within $\pm 4^\circ$ at 45 MHz for signals from -70 dBm to +5 dBm.

FUNCTIONAL BLOCK DIAGRAM



The logarithmic amplifier operates from a single +5 V supply and typically consumes 65 mW. It is enabled by a CMOS logic-level voltage input, with a response time of $<5 \mu s$. When disabled, the standby power is reduced to $<500 \mu W$ within 5 μs .

The AD606 is specified for the industrial temperature range of -40° C to $+85^{\circ}$ C and is available in 16-pin plastic DIPs or SOICs. Consult the factory for other packages and temperature ranges.

AD606 — SPECIFICATIONS ($T_A = +25^{\circ}$ C and Supply = +5 V unless otherwise noted; dBm assumes 50 Ω .)

Model Parameter	Conditions	Min	AD606 Typ	Max	Units
SIGNAL INPUT	THE STATES OF TH			Section of the sectio	800000000000000000000000000000000000000
Bandwidth Signal Range	Differential Sinusoidal Input	-75	50	+5	MHz dBm
Input Resistance Input Capacitance	Differential Input Differential Input		2.5		kΩ pF
SIGNAL OUTPUT		Spirit	amane'i voi	risquis sim	Logarina
Gain	With Pin 9 to VPOS via a 200 Ω Resistor and Pin 8 to VPOS via a 200 Ω Resistor	80	70		dB
Output Current	At Pins 8 or 9, Proportional to VPOS At 45 MHz for $-70 \text{ dBm} \le P_{IN} \le +5 \text{ dBm}$	0.96	1.2 ±4	1.44	mA Degrees
RSSI OUTPUT	CONTRACTOR	4	the manual of	mercania had	InstimU
Nominal Slope	At 10.7 MHz; 7.5 mV/dB × VPOS At 45 MHz	2010 3	37.5 35		mV/dB
Slope Accuracy Slope Adjustment Range	Untrimmed		±10 ±15		
Intercept	Independent of VPOS	Ale a		guð elgnið	dBm
Logarithmic Conformance	50 MHz Sinusoidal Input	noitam			
Nominal Output	$P_{IN} = -75 \text{ dBm}$ $P_{IN} = -35 \text{ dBm}$	The of the			V
	$P_{IN} = +5 \text{ dBm}$	1	3.5		V
Stability over Temperature	$0^{\circ}\text{C} \le \text{T}_{\text{A}} \le +70^{\circ}\text{C}$		+2		dB
Stability over Temperature	After Calibration at -35 dBm at 45 MHz	in Radar	aghte Steps		
Video Response Time		90		nd and So	μs
POWER-DOWN INTERFACE	2 2000 30	Hi OOT obs	oliligan'i ga	Birnid older	B-sead?
Power-Up Response Time	Time Delay Until Device Meets Full Specifications After HI Transition	detuseek		3.5	μs
Power-Down Response Time	Time Delay Until Device Powers-Down After LO Transition			5	μs
POWER SUPPLY CURRENT	Z-s Circle 1 Office			DESCRIP	raopuci
Powered Up	T _{MIN} to T _{MAX}	supinition.	13 13 13 13 13 13 13 13 13 13 13 13 13 1	25	mA mA
Powered Down	T _{MIN} to T _{MAX}	The logarin	atogram betin	150	μΑ

Specifications shown in **boldface** are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units. Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*


Supply Voltage +V _S +7.5 V
Internal Power Dissipation 600 mW
Operating Temperature Range0°C to +70°C
Storage Temperature Range65°C to +150°C
Lead Temperature, Soldering 60 sec +300°C

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended rating conditions for extended periods may affect device reliability.

Thermal Characteristics:

16-Pin Plastic Package: $\theta_{JA} = 85^{\circ}\text{C/W}$ 16-Pin SOIC Package: TBD

PIN CONNECTIONS



PIN FUNCTIONS

Pir	Mnemon	ic Function
1	INLO	DIFFERENTIAL RF INPUT -75 dBm to +5 dBm, Inverting, AC Coupled.
2	COMM	POWER SUPPLY COMMON
		Connect to Ground.
3	IADJ	INTERCEPT ADJUST
	TT 00	Used to Adjust Intercept Level.
4	ILOG	LOG CURRENT OUTPUT Normally No Connection; 2 µA/dB Output
	868GA	Current.
5	BFIN	BUFFER INPUT Optionally Used to Realize Low Frequency Filters.
1	W OC	
6	VLOG	BUFFERED LOG OUTPUT 37.5 mV/dB (100 mV to 4.5 V).
4	ODCIA	
	OPCM	OUTPUT COMMON Connect to Ground.
0	LMLO	DIFFERENTIAL LIMITER OUTPUT
0	LIMILO	1.2 mA Full-Scale Output Current Open
P	TO T. AD	Collector. Output Must Be "Pulled" Up to VPOS with $R \le 200 \Omega$.
		DIFFERENTIAL LIMITER OUTPUT
		1.2 mA Full-Scale Output Current. Open
		Collector Output Must Be "Pulled" Up to VPOS with $R \le 200 \Omega$.
10	LADJ	
		Used to Adjust Limiter Output Current.
11	FIL1	OFFSET LOOP LOW-PASS FILTER
		Normally No Connection; a Capacitor Between FIL1 and FIL2 May Be Added to Lower the Filter Cutoff Frequency.
	FIL2	OFFSET LOOP LOW-PASS FILTER
		NII N- C' A C '- D
13	VPOS	POSITIVE SUPPLY
	nds samuel	Connect to +5 V at 13 mA.
14	PRUP	POWER UP
		CMOS (5 V) Logical High = Device On
		(≈ 65 mW).
		CMOS (0 V) Logical Low = Device Off ($\approx 250 \mu W$).
15	COMM	POWER SUPPLY COMMON
		Connect to Ground.
16	INHI	DIFFERENTIAL RF INPUT
		-75 dBm to +5 dBm, Noninverting, AC Coupled




Figure 1. AD606 Typical Application

INPUT LEVEL CONVENTIONS

RF logarithmic amplifiers usually have their input specified in "dBm," meaning "decibels with respect to 1 mW." Unfortunately, this is not precise for several reasons.

- 1. Log amps respond not to power but to voltage. In this respect, it would be less ambiguous to use "dBV" (decibels with respect to 1 V) as the input metric. Also, power is dependent on the rms (root mean square) value of the signal, which differs with the waveform of the signal.
- 2. The response of a demodulating log amp depends on the waveform. Convention assumes that the input is sinusoidal. However, the AD606 is capable of accurately handling any input waveform, including dc voltages, pulses and square waves, Gaussian noise, and so on. We will later discuss the effect waveform has on the intercept voltage.
- 3. The impedance in which the specified power is measured is not always stated. In the log amp context it is invariably assumed to be 50 Ω . Thus, 0 dBm means "1 mW rms in 50 Ω ", and thus corresponds to an rms voltage of $\sqrt{(1 \text{ mW} \times 50 \ \Omega)}$, or 224 mV.

Popular convention requires the use of dBm to simplify the comparison of log amp specifications. Thus, unless otherwise specified, sinusoidal inputs expressed as dBm in 50 Ω are used to specify the performance of the AD606 throughout this data sheet. We will also show the rms voltages where it helps to clarify the specification. Noise levels will likewise be given in dBm; the response to Gaussian noise is 0.5 dB higher than for a sinusoidal input of the same rms value.

Note that dynamic range, being a simple ratio, is always specified simply as "dB," and the slope of the logarithmic transfer function is specified as "mV/dB," NOT as "mV/dBm."

CIRCUIT DESCRIPTION Therewo Self S. 119 See 1.119 solder

Figure 2 is a block diagram of the AD606, which is a complete logarithmic amplifier system in monolithic form. It uses a total of nine limiting amplifiers in a "successive detection" scheme to closely approximate a logarithmic response over a total dynamic range of 90 dB. The signal input is differential, at nodes INHI and INLO, and will usually be sinusoidal and ac-coupled. The source may be either differential or single sided; the input impedance is about 2.5 k Ω in parallel with 2 pF. Seven of the amplifier/detector stages handle inputs from -80 dBm (32 μ V rms) up to about -14 dBm (45 mV rms). The noise floor is about -88 dBm (9 μ V rms). Another two stages receive the input attenuated by 22.3 dB, and respond to inputs up to +10 dBm (707 mV rms). The gain of each of these stages is 11.15 dB and is accurately stabilized over temperature by a precise biasing system.




Figure 2. AD606 Functional Block Diagram

The detectors provide full wave rectification of the alternating signal present at each limiter output. Their outputs are in the form of currents, proportional to the supply voltage. Each cell incorporates a low-pass filter pole, as the first step in recovering the average value of the demodulated signal, which contains appreciable energy at even harmonics of the input frequency.

A further real pole can be introduced by adding a capacitor between the summing node IADJ and VPOS. The summed detector output currents are applied to a 6:1 reduction current mirror. Its output at ILOG is scaled 2 μ A/dB, and is converted to voltage by an internal load resistor of 9.375 k Ω between ILOG and OPCM (output common, which is usually grounded). The nominal slope at this point is 18.75 mV/dB (375 mV/dB cade).

A buffer amplifier, having a gain of two, provides a final output scaling at VLOG of 37.5 mV/dB (750 mV/decade). This low-impedance output can run from close to ground to over +4 V (using the recommended +5 V supply) and is tolerant of resistive and capacitive loads. Further filtering is provided by a conjugate pole pair, formed by internal capacitors which are an integral part of the output buffer. The corner frequency of the overall filter is 2 MHz, and the 10%–90% rise time is 150 ns. Later, we will show how the low-pass corner of this three-pole filter can be set to arbitrarily low frequencies, allowing the AD606 to be used at, say, audio frequencies. We will also show how the slope and intercept can be altered using simple external adjustments. The direct buffer input BFIN is used in these

The last limiter output is available as complementary currents from open collectors at pins LMHI and LMLO. These currents are each 1.2 mA $\pm 20\%$ (typical, 1 mA minimum) and may converted to voltages using external load resistors connected to VPOS; typically, a 200 Ω resistor is used on just one output. The voltage gain is then typically over 90 dB, resulting in a hard limited output for all input levels down to the noise floor. The phasing is such that LMHI goes high when the input (INHI to INLO) is positive. The delay time from the signal inputs to the limiter outputs is 8 ns. Of particular importance is the phase stability of these outputs versus input level. For example, at 50 MHz, the phase typically remains within $\pm 4^\circ$ from -70 dBm to +5 dBm. The rise time of this output (essentially a square wave) is about 1.2 ns, resulting in clean operation up to 100 MHz.

The AD606 can be used in an intermittent mode in order to reduce power consumption in portable applications. When powered down, the quiescent current is typically 50 μA , or about 250 μW . A CMOS logical HIGH applied to PRUP activates both internal references, and the system becomes fully functional (that is, meets its specifications) within about 3.5 μs . When this input is a CMOS logical LOW, the system shuts down to the quiescent level within about 5 μs . The input resistance from PRUP to COMM is typically 250 $k\Omega$. In applications where VLOG is taken to an A/D converter which allows the use of an external reference, this reference input should also be connected to the same +5 V supply. The power supply voltage may be in the range +4 V to +6 V, providing a range of slopes from nominally 30 mV/dB (600 mV/decade) to 45 mV/dB (900 mV/decade).

AD606

Low Frequency Operation


Since all the amplifier stages are internally dc-coupled, the AD606 does not impose any limits on the lowest frequencies which may be handled. It is simply necessary to use larger input coupling capacitors and add external capacitors to the low-pass post demodulation filter. However, an unavoidable consequence of the use of dc coupling between the stages, and the very high overall gain, is that even very small offset voltages at the input will seriously degrade the accuracy for small ac inputs. The built-in offset is held to very low levels by the use of careful design, but a residual of typically 100 µV may remain. This is dealt with by the inclusion of an offset correction loop, which samples the offset at the output of the main amplifier chain and servos the input to null the offset. This requires a low-pass filter, the main components of which are also included in the AD606.

A real pole at 16 kHz is formed by internal resistors of 330 k Ω and capacitors of 30 pF. This time constant, whose effective value is reduced by the loop gain of about 70 dB, can be

increased by the addition of an external capacitor between nodes FIL1 and FIL2. The overall response is transformed to a two-pole high pass, in conjunction with the input coupling capacitors.

For operation above 30 MHz, it is not necessary to add the external capacitor, although an improvement in low frequency noise can be achieved by so doing. Note that the offset control loop does not materially affect the low-frequency cutoff at high input levels when the offset voltage is swamped by the signal.

Note that the AD606 does not use trimming in production to achieve its accurate performance, but relies on the very close matching of similar elements which can be achieved in a monolithic circuit. However, the absolute values of the resistors and capacitors are subject to some process variability, which needs to be accounted for in some applications. This topic is addressed in the Applications section. In this connection, note that the scaling of internal currents referred to above is not absolute.



The detectors provide full wave rectification of the alternating again present at each limiter output. Their outputs are in the oral of currents, proporcional to the supply voltage. Each orlineorporates a low-pass filter pole, as the birst step in recovering the average value of the demodulated signal, which contains appreciable energy at even humonics of the input frequency.



DC Coupled Demodulating 120MHz Logarithmic Amplifier

AD640

FEATURES

Complete, Fully Calibrated Monolithic System Five Stages, Each Having 10dB Gain, 350MHz BW Direct Coupled Fully Differential Signal Path Logarithmic Slope, Intercept and AC Response are Stable Over Full Military Temperature Range Dual Polarity Current Outputs Scaled 1mA/Decade Voltage Slope Options (1V/Decade, 100mV/dB, etc.) Low Power Operation (Typically 220mW at ±5V) Low Cost Plastic Packages Also Available

APPLICATIONS

Radar, Sonar, Ultrasonic and Audio Systems Precision Instrumentation from DC to 120MHz Power Measurement with Absolute Calibration Wide Range High Accuracy Signal Compression Alternative to Discrete and Hybrid IF Strips Replaces Several Discrete Log Amp ICs

PRODUCT DESCRIPTION


The AD640 is a complete monolithic logarithmic amplifier. A single AD640 provides up to 50dB of dynamic range for frequencies from dc to 120MHz. Two AD640s in cascade can provide up to 95dB of dynamic range at reduced bandwidth. The AD640 uses a successive detection scheme to provide an output current proportional to the logarithm of the input voltage. It is laser calibrated to close tolerances and maintains high accuracy over the full military temperature range using supply voltages from ±4.5V to ±7.5V.

The AD640 comprises five cascaded dc coupled amplifier/limiter stages, each having a small signal voltage gain of 10dB and a -3dB bandwidth of 350MHz. Each stage has an associated full-wave detector, whose output current depends on the absolute value of its input voltage. The five outputs are summed to provide the video output (when low pass filtered) scaled at 1mA per decade (50 μ A per dB). On chip resistors can be used to convert this output current to a voltage with several convenient slope options. A balanced signal output at +50dB (referred to input) is provided to operate AD640s in cascade.

The logarithmic response is absolutely calibrated to within $\pm 1 dB$ for dc or square wave inputs from $\pm 0.75 mV$ to $\pm 200 mV$, with an intercept (logarithmic offset) at 1 mV dc. An integral X10 attenuator provides an alternative input range of $\pm 7.5 mV$ to $\pm 2 V$ dc. Scaling is also guaranteed for sinusoidal inputs.

The AD640B is specified for the industrial temperature range of −40°C to +85°C and the AD640T, available processed to MIL-STD-883B, for the military range of −55°C to +125°C. Both are available in 20-pin side brazed ceramic DIPs or leadless chip carriers (LCC). The AD640J is specified for the commercial temperature range of 0 to +70°C, and is available in both 20-pin plastic DIP (N) and PLCC (P) packages.

FUNCTIONAL BLOCK DIAGRAM



This device is now available to Standard Military Drawing (DESC) number 5962-9095501MRA and 5962-9095501M2A.

PRODUCT HIGHLIGHTS

- Absolute calibration of a wideband logarithmic amplifier is unique. The AD640 is a high accuracy measurement device, not simply a logarithmic building block.
- 2. Advanced design results in unprecedented stability over the full military temperature range.
- The fully differential signal path greatly reduces the risk of instability due to inadequate power supply decoupling and shared ground connections, a serious problem with commonly used unbalanced designs.
- 4. Differential interfaces also ensure that the appropriate ground connection can be chosen for each signal port. They further increase versatility and simplify applications. The signal input impedance is ~500kΩ in shunt with ~2pF.
- The dc coupled signal path eliminates the need for numerous interstage coupling capacitors and simplifies logarithmic conversion of subsonic signals.
- The low input offset voltage of 50μV (200μV max) ensures good accuracy for low level dc inputs.
- Thermal recovery "tails," which can obscure the response when a small signal immediately follows a high level input, have been minimized by special attention to design details.
- The noise spectral density of 2nV/√Hz results in a noise floor of ~23μV rms (-80dBm) at a bandwidth of 100MHz.
 The dynamic range using cascaded AD640s can be extended to 95dB by the inclusion of a simple filter between the two devices.

AD640—SPECIFICATIONS

DC SPECIFICATIONS ($V_S = \pm 5V$, $T_A = +25^{\circ}C$, unless otherwise noted)

Model		-	AD640			AD6401			AD640	Г	-
Transfer Function ¹				$_{\rm UT}=I_{\rm Y}$ LOC							
Parameter	Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
SIGNAL INPUTS (Pins 1, 20)	THE RESERVE THE PERSON NAMED IN	NAME OF TAXABLE PARTY.			-			-			
Input Resistance	Differential		500			500			500		kΩ
Input Offset Voltage	Differential		50	500	nne	50	200	berand	50	200	μV
vs. Temperature	Direction of the second	S 400			WZ SW		niso Sin	F onive		Stages, I	μV/°C
ALCOHOL: A COMPANY OF THE PARTY	T to T	-co-filing	0.0			0.0		46	with a b	300	μV
Over Temperature	T _{min} to T _{max}		-			2		paeum			
vs. Supply	Maria sun A	1000000	2		NE DEU	2	DA bons 3	CHEST SALE		dimetri	μV/V
Input Bias Current	7	7	7	25	agst	s. Draid	25	delitary B	1	25	μА
Input Bias Offset			1		Deced!	don't	de Sceleu	t Oalon	Curren		μΑ
Common Mode Range		-2		+0.3	-2	Menda?	+0.3	-2		+0.3	V
INPUT ATTENUATOR	Constitution of the same	1-1			13/18-b	es Whys	celly 220	geT) no	nitemace	Power 0	taro.1
(Pins 2, 3, 4, 5 & 19)		PIA PIA			141000		ovA osiA	3 2 7 4 1 1 1			Core I
Attenuation ²	Pin 5 to Pin 19	Dw G	20			20		as Brond	20		dB
	Pins 5 to 3/4		300			300			300		Ω
Input Resistance	Pins 5 to 3/4		300			300			300	CISCULPIUM	32
SIGNAL OUTPUT (Pins 10, 11)								HAIR CHITTED			100000
Small Signal Gain ⁴			50		211	50		as noises	50		dB
Peak Differential Output ⁵		B = 200	±180		nois	±180		a with A	±180		mV
Output Resistance	Either Pin to COM		75		nels	75		VOLENIES:	75		Ω
Quiescent Output Voltage	Either Pin to COM	TO WAR	-90			-90		Barrier with			mV
	Zitilet I ili to colvi		-0			200	A STREET	I ACTUAL	APT TOWN	AND DESIGNATION	111
LOGARITHMIC OUTPUT ⁶ (Pin 14)								N 818 131			and and a
Voltage Compliance Range		-0.3		$+V_s-1$	-0.3		$+V_s-1$	-0.3		$+V_s-1$	V
Slope Current, Iv	now serilable to St	0.95	1.00	1.05	0.98	1.00	1.02	0.98	1.00	1.02	mA
Accuracy vs. Temperature	2 5952-9095501MI	denna C	0.002		reililan	0.002		ilonom	0.002		%/°C
	T _{min} to T _{max}				eri meri en			0.98		1.02	mA
Accuracy vs. Supply	$\pm V_s = 4.5 \text{V to } 7.5 \text{V}$	de monte de	0.08	1.0	12 301 05	0.08	0.4	79	0.08	0.4	%/V
Intercept Voltage ⁷ , V _x	- VS-4.5 V to 7.5 V	0.85	1.00	1.15	0.95	1.00	1.05	0.95	1.00	1.05	mV
	deration of a wide	0.03		1.13	0.93		1.03	0.93	0.5	1.03	2 TANKS THE
vs. Temperature	Hold a si SAACIA a	all .oug	0.5		ie un ei	0.5		doing rel	0.5	ses qualica	μV/°C
Over Temperature	T _{min} to T _{max}	wherein			egetion			0.90		1.10	mV
vs. Supply	$\pm V_s = 4.5 \text{V to } 7.5 \text{V}$	Cardinana	2		- radio-ray	2		and the same of	2		μV/V
Logarithmic Offset	caign results in un	b heomis			111111111111111111111111111111111111111			Parametria.			1000
(Alt. Definition of V _x)	STREET STATE SHIPE	-61.5	-60.0	-58.7	-60.5	-60.0	-59.5	-60.5	-60.0	-59.5	dBV
vs. Temperature			0.004			0.004			0.004		dB/°C
Over Temperature	T _{min} to T _{max}	b vinti			Name To Stewart			-60.9		-59.1	dB
vs. Supply	$\pm V_s = 4.5 \text{V to } 7.5 \text{V}$	h vridida	0.017		TATASTITIS.	0.017		Carrier II	0.017		dB/V
Intercept Voltage Using Attenuator	nd connections, a	8.25	10.0	11.75	9.0	10.0	11.0	9.0	10.0	11.0	mV
Zero Signal Output Current ³	unbalanced design	losser who	-0.2	-hui	painiper	-0.2	th stage h	Hiz. Esc	-0.2	advida:	mA
ITC Disabled	Pin 8 to COM	makes Cree	-0.27		elosds 5	-0.27		ent curre	-0.27		mA
	TIII 8 to COM	labarro	2.3		or barrie	2.3		The floor	2.3		S STATE OF THE STA
Maximum Output Current	and he change for	inections	2.3		-	2.3	10	111111111111111111111111111111111111111	2.3		mA
APPLICATIONS RESISTORS	illemis has williss	eso suite			EXIX ON D			WILL THE			DEED ON
(Pins 15, 16, 17)	i Oslobe el escol	anmi m	1.000		0.995	1.000	1.005	0.995	1.000	1.005	kΩ
DC LINEARITY	I SHAME STREET	PATRICE SE	Carol		into trice	HAT HOS	WHINTED TIT	All Same	10 0 01	HOYSING TH	1000 81
$V_{IN} = \pm 1 \text{mV to } \pm 100 \text{mV}$	sted signal parts etc	groo air t	0.35	1.2	int ps be	0.35	0.6	Indino 1	0.35	0.6	dB
- Ann Stendissand Sections of the	synthones pallma	C SURTE	0.55	1.2		0.55	0.0	the coad	0.55	301 01 bs	ub
TOTAL ABSOLUTE DC	sienzir rimoeda	to nois			aidsia			danih ni			ne last
ACCURACY					00.0			ALL STREET			La corte
$V_{IN} = \pm 1 \text{mV}$ to $\pm 100 \text{mV}^8$	o systley rolling o	usi wol	0.55	2	Walt (8)	0.55	0.9	Ander SA	0.55	0.9	dB
Over Temperature	T _{min} to T _{max}	discount b		3	phann u		1.7	atto otta		1.8	dB
Over Supply Range	$\pm V_s = 4.5 \text{V to } 7.5 \text{V}$	and Develop		2 7	0.72 30		1.0	arretis a		1.0	dB
$V_{IN} = \pm 0.75 \text{mV} \text{ to } \pm 200 \text{mV}$	HYSAS FOREST COSALIV	JUL BREET	1.0	3	eronni l		2.0	DESERVE	1.0	2.0	dB
Using Attenuator	staibamuri longis II	BD38 B CD	SEW					1			
$V_{IN} = \pm 10 \text{mV} \text{ to } \pm 1 \text{V}$	sinimized by speci	e been a	0.4	2.5	181 9347	0.4	1.5	sm rot	0.4	1.5	dB
Over Temperature	T to T		0.6	3	L on thes	0.6	2.0	TOPACIA	0.6	2.0	dB
	T _{min} to T _{max}	asion :			off Des	1.2	2.5	SOCIET VI	1.2	2.5	dB
$V_{IN} = \pm 7.5 \text{mV}$ to 2V	सर्वाध्यक्ष –) स्था \ म्	10 p	1.2	3.5	de man	1.2	2.5	Land Same	1.2	2.5	aB
POWER REQUIREMENTS	e sange uning case	dynam:	MEL	- 11	Commercial Control	and a de-	AND SAND	the will be dead	SIPE I	title harrier a	- CONTRACT
Voltage Supply Range	the inclusion of a	±4.5		±7.5	±4.5		±7.5	±4.5		±7.5	V
Quiescent Current ⁹		.8900			1000 T			P81+			STRUCT
+V _s (Pin 12)	T _{min} to T _{max}	101001	9	15	8 - 51	9	15	sq (9) 0	9	15	mA
-V _s (Pin 7)	T _{min} to T _{max}		35	60		35	60		35	60	mA

	I SERRE	- Induals	ALJ04U	THE PARTY OF	DI YE	AD640	B	to: 05. n	AD640	To [9] 39	STIDY TEN
Parameter	Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
SIGNAL INPUT (Pins 1, 20) Input Capacitance Noise Spectral Density Tangential Sensitivity	Either Pin to COM lkHz to 10MHz BW=100MHz	126403 126403 126403 126403	2 2	+125°C +125°C 0 +85°C	65°C 10 65°C 10 1 1	2 2	ed Forf	e D, B to N, P tge, Ra	2		pF nV/√Hz dBm
3dB BANDWIDTH Each Stage All Five Stages	Pins 1 & 20 to 10 & 11	D640T	350	+3004 +3004	0	350 145	ng 60se	(Solder		AD640 ial, AD conturc	MHz MHz
LOGARITHMIC OUTPUTS ⁶ Slope Current, I _Y f<=1MHz f=30MHz f=60MHz f=90MHz f=120MHz Intercept, Dual AD640s ¹⁰ , ¹¹ f<=1MHz f=30MHz	CONNECT	0.96 0.88 0.82		1.04 1.00 0.98	0.98 0.91 0.86	1.0 0.94 0.90 0.88 0.85 -88.6 -87.6	1.02 0.97 0.94	0.98 0.91 0.86	1.0 0.94 0.90 0.88 0.85 -88.6 -87.6	1.02 0.97 0.94 -87.6	mA mA mA mA dBm
	semic DIP (D) Pack satic (DIP (N) Pack		-86.3 -83.9 -80.3		207A, 660X3 2	-86.3 -83.9 -80.3	138	nwork s	-86.3 -83.9 -80.3	ia	dBm dBm dBm
f=90MHz f=120MHz			-83.9	2.0 1.0 3.0 2.0 3.0	STA SIGO	-83.9	1.0 0.5 1.5 1.0 1.5	Q Q	-83.9	1.0 0.5 1.5 1.0 1.5	dBm
f=90MHz f=120MHz AC LINEARITY -40dBm to -2dBm ¹² -35dBm to -10dBm ¹² -75dBm to 0dBm ¹⁰ -70dBm to -10dBm ¹⁰	f=1MHz f=1MHz f=1MHz f=1MHz	No. 100 CATATOR CATATO	-83.9 -80.3 0.5 0.25 0.75 0.5	2.0 1.0 3.0 2.0 3.0	sides	-83.9 -80.3 0.5 0.25 0.75 0.5	0.5 1.5 1.0 1.5	107799001111110047	-83.9 -80.3 0.5 0.25 0.75 0.5	1.0 0.5 1.5 1.0 1.5	dBm dBm

NOTES

¹Logarithms to base 10 are used throughout. The response is independent of the sign of V_{IN}.

²Attenuation ratio trimmed to calibrate intercept to 10mV when in use. It has a temperature coefficient of +0.3%/°C.

³The zero-signal current is a function of temperature unless internal temperature compensation (ITC) pin is grounded.

 4 Overall gain is trimmed using a $\pm 200 \mu V$ square wave at 2kHz, corrected for the onset of compression.

⁵The fully limited signal output will appear to be a square wave; its amplitude is proportional to absolute temperature.

⁶Currents defined as flowing into Pin 14. See FUNDAMENTALS OF LOGARITHMIC CONVERSION for full explanation of

scaling concepts. Slope is measured by linear regression over central region of transfer function.

⁷The logarithmic intercept in dBV (decibels relative to 1V) is defined as 20 LOG₁₀ (V_X/1V).

*Operating in circuit of Figure 24 using ±0.1% accurate values for R_{LA} and R_{LB}. Includes slope and nonlinearity errors. Input offset errors also included for V_{IN} >3mV dc, and over the full input range in ac applications.

⁹Essentially independent of supply voltages.

¹⁰Using the circuit of Figure 27, using cascaded AD640s and offset nulling. Input is sinusoidal, 0dBm in 50Ω=223mV rms.

11 For a sinusoidal signal (see EFFECT OF WAVEFORM ON INTERCEPT). Pin 8 on second AD640 must be grounded to ensure temperature stability of intercept for dual AD640 system.

 12 Using the circuit of Figure 24, using single AD640 and offset nulling. Input is sinusoidal, 0dBm in 50Ω =223mV rms.

¹³Using the circuit of Figure 32, using cascaded AD640s and attenuator. Square wave input.

¹⁴For outline information see Package Information section.

All min and max specifications are guaranteed, but only those in boldface are 100% tested on all production units. Results from those tests are used to calculate outgoing quality levels.

Specifications subject to change without notice.

THERMAL CHARACTERISTICS

	θ _{JC} (°C/W)	θ _{JA} (°C/W)
20-Pin Ceramic DIP Package (D-20)	. 25	85
20-Pin Leadless Ceramic Chip Carrier (E-20A)	25	85
20-Pin Plastic DIP Package (N-20)	24	61
20-Pin Plastic Leadless Chip Carrier (P-20A)	28	75

ABSOLUTE MAXIMUM RATINGS*

Supply Voltages
Input Voltage (Pin 1 or Pin 20 to COM)3V to +300mV
Attenuator Input Voltage (Pin 5 to Pin 3/4) ±4V
Storage Temperature Range D, E65°C to +150°C
Storage Temperature Range N, P65°C to +125°C
Ambient Temperature Range, Rated Performance
Industrial, AD640B40°C to +85°C
Military, AD640T55°C to +125°C
Commercial, AD640J 0 to +70°C
Lead Temperature Range (Soldering 60sec) +300°C

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may adversely affect device reliability.


ORDERING GUIDE

Model	Temperature Range	Package Description
AD640JN	0°C to +70°C	Plastic DIP
AD640JP	0°C to +70°C	Plastic Leaded Chip Carrier
AD640BD	-40°C to +85°C	Side Brazed Ceramic DIP
AD640BE	-40°C to +85°C	Ceramic Leadless Chip Carrier
AD640BP	-40°C to +85°C	Plastic Leaded Chip Carrier
AD640TD/883B 5962-9095501MRA	-55°C to +125°C	Side Brazed Ceramic DIP
AD640TE/883B	-55°C to +125°C	Ceramic Leadless Chip Carrier
5962-9095501M2A		DEARTHMIC OUTFUTS'
AD640TCHIP	-55°C to +125°C	Chip Carrent, I.


CONNECTION DIAGRAMS

20-Pin Ceramic DIP (D) Package 20-Pin Plastic (DIP (N) Package

20-Pin PLCC (P) Package




20-Pin LCC (E) Package



CHIP DIMENSIONS AND BONDING DIAGRAM

Dimensions shown in inches and (mm).



Typical Performance (DC: Figures 1-9, AC: Figures 10-15)




Figure 1. Slope Current, I_Y vs. Temperature




Figure 2. Intercept Voltage, V_X , vs. Temperature





Figure 3. Slope Current, I_Y vs. Supply Voltages

Typical Performance—AD640



vs. Supply Voltages




Figure 4. Intercept Voltage, V_{χ_r} Figure 5. Intercept Voltage (Using Attenuator) vs. Temperature




Figure 6. Input Offset Voltage Deviation vs. Temperature




Figure 7. DC Logarithmic Transfer Function and Error Curve for Single AD640




Figure 8. Absolute Error vs. Temperature, $V_{IN} = \pm 1 \text{ mV to } \pm 100 \text{ mV}$




Figure 9. Absolute Error vs. Temperature, Using Attenuator. $V_{ln} = \pm 10 \text{mV} \text{ to } \pm 1 \text{ V, Pin 8}$ Grounded to Disable ITC Bias




Figure 10. AC Response at 30MHz, 60MHz, 90MHz and 120MHz, vs. dBm Input (Sinusoidal Input)




Figure 11. Logarithmic Response and Linearity at 60MHz, T_A for $T_A = -55^{\circ}C$, $+25^{\circ}C$, $+125^{\circ}C$




Figure 12. Slope Current, Iy, vs. Input Frequency




Figure 13. Intercept Level (dBm) vs. Frequency (Cascaded AD640s - Sinusoidal Input)




Figure 14. Baseband Pulse Response of Single AD640, Inputs of 1mV, 10mV and 100mV




Figure 15. Baseband Pulse Response of Cascaded AD640s, at Inputs of 0.2mV, 2mV, 20mV and 200mV

CIRCUIT DESCRIPTION

The AD640 uses five cascaded limiting amplifiers to approximate a logarithmic response to an input signal of wide dynamic range and wide bandwidth. This type of logarithmic amplifier has traditionally been assembled from several small scale ICs and numerous external components. The performance of these semidiscrete circuits is often unsatisfactory. In particular, the logarithmic slope and intercept (see FUNDAMENTALS OF LOGARITHMIC CONVERSION) are usually not very stable in the presence of supply and temperature variations even after laborious and expensive individual calibration. The AD640 employs high precision analog circuit techniques to ensure stability of scaling over wide variations in supply voltage and temperature. Laser trimming, using ac stimuli and operating conditions similar to those encountered in practice, provides fully calibrated logarithmic conversion.

Each of the amplifier/limiter stages in the AD640 has a small signal voltage gain of $10dB~(\times 3.162)$ and a -3dB bandwidth of 350MHz. Fully differential direct coupling is used throughout. This eliminates the many interstage coupling capacitors usually required in ac applications, and simplifies low frequency signal processing, for example, in audio and sonar systems. The AD640 is intended for use in demodulating applications. Each stage incorporates a detector (a full wave transconductance rectifier) whose output current depends on the absolute value of its input voltage.

Figure 16 is a simplified schematic of one stage of the AD640. All transistors in the basic cell operate at near zero collector to base voltage and low bias currents, resulting in low levels of thermally induced distortion. These arise when power shifts from one set of transistors to another during large input signals. Rapid recovery is essential when a small signal immediately follows a large one. This low power operation also contributes significantly to the excellent long term calibration stability of the AD640.

The complete AD640, shown in Figure 17, includes two bias regulators. One determines the small signal gain of the amplifier stages; the other determines the logarithmic slope. These bias regulators maintain a high degree of stability in the resulting function by compensating for potentially large uncertainties in transistor parameters, temperature and supply voltages. A third biasing block is used to accurately control the logarithmic intercept.

By summing the signals at the output of the detectors, a good approximation to a logarithmic transfer function can be achieved. The lower the stage gain, the more accurate the approximation, but more stages are then needed to cover a given dynamic range. The choice of 10dB results in a theoretical periodic deviation or ripple in the transfer function of ± 0.15 dB from the ideal response when the input is either a dc voltage or a square wave. The *slope* of the transfer function is unaffected by the input waveform; however, the intercept and rip-




Figure 16. Simplified Schematic of a Single AD640 Stage




Figure 17. Block Diagram of the Complete AD640

Circuit Description - AD640

ple are waveform dependent (see EFFECT OF WAVEFORM ON INTERCEPT). The input will usually be an amplitude modulated sinusoidal carrier. In these circumstances the output is a fluctuating current at *twice* the carrier frequency (because of the full wave detection) whose average value is extracted by an external low pass filter, which recovers a logarithmic measure of the baseband signal.

Circuit Operation

With reference to Figure 16, the transconductance pair Q7, Q8 and load resistors R3 and R4 form a limiting amplifier having a small signal gain of 10dB, set by the tail current of nominally 2.18mA at 27°C. This current is basically proportional to absolute temperature (PTAT) but includes additional current to compensate for finite beta and junction resistance. The limiting output voltage is ±180mV at 27°C and is PTAT. Emitter followers Q1 and Q2 raise the input resistance of the stage, provide level shifting to introduce collector bias for the gain stage and detectors, reduce offset drift by forming a thermally balanced quad with Q7 and Q8 and generate the detector biasing across resistors R1 and R2.

Transistors Q3 through Q6 form the full wave detector, whose output is buffered by the cascodes O9 and O10. For zero input Q3 and Q5 conduct only a small amount (a total of about 32µA) of the 565µA tail currents supplied to pairs Q3-Q4 and Q5-Q6. This "pedestal" current flows in output cascode Q9 to the LOG OUT node (Pin 14). When driven to the peak output of the preceding stage, Q3 or Q5 (depending on signal polarity) conducts most of the tail current, and the output rises to 532µA. The LOG OUT current has thus changed by 500µA as the input has changed from zero to its maximum value. Since the detectors are spaced at 10dB intervals, the output increases by 50µA/dB, or 1mA per decade. This scaling parameter is trimmed to absolute accuracy using a 2kHz square wave. At frequencies near the system bandwidth, the slope is reduced due to the reduced output of the limiter stages, but it is still relatively insensitive to temperature variations so that a simple external slope adjustment can restore scaling accuracy.

The intercept position bias generator (Figure 17) removes the pedestal current from the summed detector outputs. It is adjusted during manufacture such that the output (flowing into Pin 14) is 1mA when a 2kHz square-wave input of exactly $\pm 10 \mathrm{mV}$ is applied to the AD640. This places the dc intercept at precisely 1mV. The LOG COM output (Pin 13) is the complement of LOG OUT. It also has a 1mV intercept, but with an inverted slope of $-1 \mathrm{mA/decade}$. Because its pedestal is very large (equivalent to about 100dB), its intercept voltage is not guaranteed. The intercept positioning currents include a special internal temperature compensation (ITC) term which can be disabled by connecting Pin 8 to ground.

The logarithmic function of the AD640 is absolutely calibrated to within $\pm 0.3 dB$ (or $\pm 15 \mu A$) for 2kHz square-wave inputs of $\pm 1 mV$ to $\pm 100 mV$, and to within $\pm 1 dB$ between $\pm 750 \mu V$ and $\pm 200 mV$. Figure 18 is a typical plot of the dc transfer function, showing the outputs at temperatures of $-55^{\circ}C$, $+25^{\circ}C$ and $+125^{\circ}C$. While the slope and intercept are seen to be little affected by temperature, there is a lateral shift in the end points of the "linear" region of the transfer function, which reduces the effective dynamic range. The cause of this shift is explained in FUNDAMENTALS OF LOGARITHMIC CONVERSION.




Figure 18. Logarithmic Output and Absolute Error vs. DC or Square Wave Input at $T_A = -55^{\circ}\text{C}$, $+25^{\circ}\text{C}$, Input Direct to Pins 1 and 20




Figure 19. Logarithmic Output and Absolute Error vs. DC or Square Wave Input at $T_A = -55^{\circ}\text{C}$, $+25^{\circ}\text{C}$, $+85^{\circ}\text{C}$ and $+125^{\circ}\text{C}$. Input via On-Chip Attenuator

The on chip attenuator can be used to handle input levels 20dB higher, that is, from $\pm 7.5 \text{mV}$ to $\pm 2 \text{V}$ for dc or square wave inputs. It is specially designed to have a positive temperature coefficient and is trimmed to position the intercept at 10 mV dc (or -24 dBm for a sinusoidal input) over the full temperature range. When using the attenuator the internal bias compensation should be disabled by grounding Pin 8. Figure 19 shows the output at -55°C , $+25^{\circ}\text{C}$, $+85^{\circ}\text{C}$ and $+125^{\circ}\text{C}$ for a single AD640 with the attenuator in use; the curves overlap almost perfectly, and the lateral shift in the transfer function does not occur. Therefore, the full dynamic range is available at all temperatures.

The output of the final limiter is available in differential form at Pins 10 and 11. The output impedance is 75Ω to ground from either pin. For most input levels, this output will appear to have roughly a square waveform. The signal path may be extended using these outputs (see OPERATION OF CASCADED AD640s). The logarithmic outputs from two or more AD640s can be directly summed with full accuracy.

A pair of $1k\Omega$ applications resistors, RG1 and RG2 (Figure 17) are accessed via Pins 15, 16 and 17. These can be used to convert an output current to a voltage, with a slope of 1V/decade (using one resistor), 2V/decade (both resistors in series) or 0.5V/decade (both in parallel). Using all the resistors from two AD640s (for example, in a cascaded configuration) ten slope options from 0.25V to 4V/decade are available.

FUNDAMENTALS OF LOGARITHMIC CONVERSION

The conversion of a signal to its equivalent logarithmic value involves a nonlinear operation, the consequences of which can be very confusing if not fully understood. It is important to realize from the outset that many of the familiar concepts of linear circuits are of little relevance in this context. For example, the incremental gain of an ideal logarithmic converter approaches infinity as the input approaches zero. Further, an offset at the output of a linear amplifier is simply equivalent to an offset at the input, while in a logarithmic converter it is equivalent to a change of amplitude at the input – a very different relationship.

We assume a dc signal in the following discussion to simplify the concepts; ac behavior and the effect of input waveform on calibration are discussed later. A logarithmic converter having a voltage input $V_{\rm IN}$ and output $V_{\rm OUT}$ must satisfy a transfer function of the form

$$V_{OUT} = V_Y LOG (V_{IN}/V_X)$$
 Equation (1)

where $V_{\rm Y}$ and $V_{\rm X}$ are fixed voltages which determine the scaling of the converter. The input is divided by a voltage because the argument of a logarithm has to be a simple ratio. The logarithm must be multiplied by a voltage to develop a voltage output. These operations are not, of course, carried out by explicit computational elements, but are inherent in the behavior of the converter. For stable operation, $V_{\rm X}$ and $V_{\rm Y}$ must be based on sound design criteria and rendered stable over wide temperature and supply voltage extremes. This aspect of RF logarithmic amplifier design has traditionally received little attention.

When $V_{\rm IN}=V_{\rm X}$, the logarithm is zero. $V_{\rm X}$ is, therefore, called the *Intercept Voltage*, because a graph of $V_{\rm OUT}$ versus LOG $(V_{\rm IN})$ – ideally a straight line – crosses the horizontal axis at this point (see Figure 20). For the AD640, $V_{\rm X}$ is calibrated to exactly lmV. The slope of the line is directly proportional to $V_{\rm Y}$. Base 10 logarithms are used in this context to simplify the relationship to decibel values. For $V_{\rm IN}=10V_{\rm X}$, the logarithm has a value of 1, so the output voltage is $V_{\rm Y}$. At $V_{\rm IN}=100V_{\rm X}$, the output is $2V_{\rm Y}$, and so on. $V_{\rm Y}$ can therefore be viewed either as the *Slope Voltage* or as the *Volts per Decade Factor*.

The AD640 conforms to Equation (1) except that its two outputs are in the form of currents, rather than voltages:

$$I_{OUT} = I_Y LOG (V_{IN}/V_X)$$
 Equation (2)




Figure 20. Basic DC Transfer Function of the AD640

 I_Y , the Slope Current, is 1mA. The current output can readily be converted to a voltage with a slope of 1V/decade, for example, using one of the $1k\Omega$ resistors provided for this purpose, in conjunction with an op amp, as shown in Figure 21.




Figure 21. Using an External Op Amp to Convert the AD640 Output Current to a Buffered Voltage Output

Intercept Stabilization

Internally, the intercept voltage is a fraction of the thermal voltage kT/q, that is, $V_{\rm X}\!=\!V_{\rm XO}T/T_{\rm O}$, where $V_{\rm XO}$ is the value of $V_{\rm X}$ at a reference temperature $T_{\rm O}$. So the uncorrected transfer function has the form

$$I_{OUT} = I_Y LOG (V_{IN} T_O/V_{XO}T)$$
 Equation (3)

Now, if the amplitude of the signal input $V_{\rm IN}$ could somehow be rendered PTAT, the intercept would be stable with temperature, since the temperature dependence in both the numerator and denominator of the logarithmic argument would cancel. This is what is actually achieved by interposing the on-chip attenuator, which has the necessary temperature dependence to cause the input to the first stage to vary in proportion to absolute temperature. The end limits of the dynamic range are now totally independent of temperature. Consequently, this is the preferred method of intercept stabilization for applications where the input signal is sufficiently large.

When the attenuator is not used, the PTAT variation in V_X will result in the intercept being temperature dependent. Near 300K (27°C) it will vary by 20LOG (301/300) dB/°C, about 0.03dB/°C. Unless corrected, the whole output function would drift up or down by this amount with changes in temperature. In the AD640 a temperature compensating current $I_XLOG(T/T_O)$ is added to the output. This effectively maintains a constant intercept V_{XO} . This correction is active in the default state (Pin 8 open circuited). When using the attenuator, Pin 8 should be grounded, which disables the compensation current. The drift term needs to be compensated only once; when the outputs of two AD640s are summed, Pin 8 should be grounded on at least one of the two devices (both if the attenuator is used).

Conversion Range

Practical logarithmic converters have an upper and lower limit on the input, beyond which errors increase rapidly. The upper limit occurs when the *first* stage in the chain is driven into limiting. Above this, no further increase in the output can occur and the transfer function flattens off. The lower limit arises because a finite number of stages provide finite gain, and therefore at low signal levels the system becomes a simple linear amplifier.

on the design. When using two AD640s in cascade, input offset voltage and wideband noise are the major limitations to low level accuracy. Offset can be eliminated in various ways. Noise can only be reduced by lowering the system bandwidth, using a filter between the two devices.

EFFECT OF WAVEFORM ON INTERCEPT

The absolute value response of the AD640 allows inputs of either polarity to be accepted. Thus, the logarithmic output in response to an amplitude-symmetric square wave is a steady value. For a sinusoidal input the fluctuating output current will usually be low pass filtered to extract the baseband signal. The unfiltered output is at twice the carrier frequency, simplifying the design of this filter when the video bandwidth must be maximized. The averaged output depends on waveform in a roughly analogous way to waveform dependence of rms value. The effect is to change the apparent intercept voltage. The intercept voltage appears to be doubled for a sinusoidal input, that is, the averaged output in response to a sine wave of amplitude (not rms value) of 20mV would be the same as for a dc or square wave input of 10mV. Other waveforms will result in different intercept factors. An amplitude-symmetric-rectangular waveform has the same intercept as a dc input, while the average of a baseband unipolar pulse can be determined by multiplying the response to a dc input of the same amplitude by the duty cycle. It is important to understand that in responding to pulsed RF signals it is the waveform of the carrier (usually sinusoidal) not the modulation envelope, that determines the effective intercept voltage. Table I shows the effective intercept and resulting decibel offset for commonly occurring waveforms. The input waveform does not affect the slope of the transfer function. Figure 22 shows the absolute deviation from the ideal response of cascaded AD640s for three common waveforms at input levels from -80dBV to -10dBV. The measured sine wave and triwave responses are 6dB and 8.7dB, respectively, below the square wave response - in agreement with theory.

Input Waveform	Peak or rms	Intercept Factor	Error (Relative to a dc Input)
Square Wave	Either	1	0.00dB
Sine Wave	Peak	2	-6.02dB
Sine Wave	rms	$1.414(\sqrt{2})$	-3.01dB
Triwave	Peak	2.718 (e)	-8.68dB
Triwave	rms	1.569 (e/ $\sqrt{3}$)	-3.91dB
Gaussian Noise	rms	1.887	-5.52dB

Table I

Logarithmic Conformance and Waveform

The waveform also affects the ripple, or *periodic* deviation from an ideal logarithmic response. The ripple is greatest for dc or square wave inputs because every value of the input voltage maps to a single location on the transfer function and thus traces out the full nonlinearities in the logarithmic response.




Figure 22. Deviation from Exact Logarithmic Transfer
Function for Two Cascaded AD640s, Showing Effect of
Waveform on Calibration and Linearity

By contrast, a general time varying signal has a continuum of values within each cycle of its waveform. The averaged output is thereby "smoothed" because the periodic deviations away from the ideal response, as the waveform "sweeps over" the transfer function, tend to cancel. This smoothing effect is greatest for a triwave input, as demonstrated in Figure 22.

The accuracy at *low signal inputs* is also waveform dependent. The detectors are not perfect absolute value circuits, having a sharp "corner" near zero; in fact they become parabolic at low levels and behave as if there were a dead zone. Consequently, the output tends to be higher than ideal. When there are enough stages in the system, as when two AD640s are connected in cascade, most detectors will be adequately loaded due to the high overall gain, but a single AD640 does not have sufficient gain to maintain high accuracy for low level sine wave or triwave inputs. Figure 23 shows the absolute deviation from calibration for the same three waveforms for a single AD640. For inputs between -10dBV and -40dBV the vertical displacement of the traces for the various waveforms remains in agreement with the predicted dependence, but significant calibration errors arise at low signal levels.




Figure 23. Deviation from Exact Logarithmic Transfer Function for a Single AD640; Compare Low Level Response with That of Figure 22

SIGNAL MAGNITUDE

The AD640 is a calibrated device. It is, therefore, important to be clear in specifying the signal magnitude under all waveform conditions. For dc or square wave inputs there is, of course, no ambiguity. Bounded periodic signals, such as sinusoids and triwaves, can be specified in terms of their simple amplitude (peak value) or alternatively by their rms value (which is a measure of power when the impedance is specified). It is generally better to define this type of signal in terms of its amplitude because the AD640 response is a consequence of the input voltage, not power. However, provided that the appropriate value of intercept for a specific waveform is observed, rms measures may be used. Random waveforms can only be specified in terms of rms value because their peak value may be unbounded, as is the case for Gaussian noise. These must be treated on a case-by-case basis. The effective intercept given in Table I should be used for Gaussian noise inputs.

On the other hand, for bounded signals the amplitude can be expressed either in volts or dBV (decibels relative to 1V). For example, a sine wave or triwave of 1mV amplitude can also be defined as an input of -60dBV, one of 100mV amplitude as -20dBV, and so on. RMS value is usually expressed in dBm (decibels above lmW) for a specified impedance level. Throughout this data sheet we assume a 500 environment, the customary impedance level for high speed systems, when referring to signal powers in dBm. Bearing in mind the above discussion of the effect of waveform on the intercept calibration of the AD640, it will be apparent that a sine wave at a power of, say, -10dBm will not produce the same output as a triwave or square wave of the same power. Thus, a sine wave at a power level of -10dBm has an rms value of 70.7mV or an amplitude of 100mV (that is, $\sqrt{2}$ times as large, the ratio of amplitude to rms value for a sine wave), while a triwave of the same power has an amplitude which is $\sqrt{3}$ or 1.73 times its rms value, or 122.5mV.

"Intercept" and "Logarithmic Offset"

If the signals are expressed in dBV, we can write the output current in a simpler form, as

$$I_{OUT} = 50 \mu A \text{ (Input}_{dBV} - X_{dBV})$$
 Equation (4)

where $Input_{dBV}$ is the input voltage *amplitude* (not rms) in dBV and X_{dBV} is the appropriate value of the intercept (for a given waveform) in dBV. This form shows more clearly why the inter-

cept is often referred to as the *logarithmic offset*. For dc or square wave inputs, V_X is 1 mV so the numerical value of X_{dBV} is -60, and Equation (4) becomes

$$I_{OUT} = 50 \mu A \text{ (Input}_{dBV} + 60)$$
 Equation (5)

Alternatively, for a sinusoidal input measured in dBm (power in dB above 1mW in a 50Ω system) the output can be written

$$I_{OUT} = 50 \mu A \text{ (Input_{dBm} + 44)}$$
 Equation (6)

because the intercept for a sine wave expressed in volts rms is at 1.414mV (from Table I) or -44dBm.

OPERATION OF A SINGLE AD640

Figure 24 shows the basic connections for a single device, using 100Ω load resistors. Output A is a negative going voltage with a slope of -100mV per decade; output B is positive going with a slope of +100mV per decade. For applications where absolute calibration of the intercept is essential, the main output (from LOG OUT, Pin 14) should be used; the LOG COM output can then be grounded. To evaluate the demodulation response, a simple low pass output filter having a time constant of roughly 500μs (3dB corner of 320Hz) is provided by a 4.7μF (-20% +80%) ceramic capacitor (Erie type RPE117-Z5U-475-K50V) placed across the load. A DVM may be used to measure the averaged output in verification tests. The voltage compliance at Pins 13 and 14 extends from 0.3V below ground up to 1V below +V_s. Since the current into Pin 14 is from -0.2mA at zero signal to +2.3mA when fully limited (dc input of >300mV) the output never drops below -230mV. On the other hand, the current out of Pin 13 ranges from -0.2mA to +2.3mA, and if desired, a load resistor of up to $2k\Omega$ can be used on this output; the slope would then be 2V per decade. Use of the LOG COM output in this way provides a numerically correct decibel reading on a DVM (+100 mV = +1.00 dB).

Board layout is very important. The AD640 has both high gain and wide bandwidth; therefore every signal path must be very carefully considered. A high quality ground plane is essential, but it should not be assumed that it behaves as an equipotential plane. Even though the application may only call for modest bandwidth, each of the three differential signal interface pairs (SIG IN, Pins 1 and 20, SIG OUT, Pins 10 and 11, and LOG, Pins 13 and 14) must have their own "starred" ground points to avoid oscillation at low signal levels (where the gain is highest).




Figure 24. Connections for a Single AD640 to Verify Basic Performance

Unused pins (excluding Pins 8, 10 and 11) such as the attenuator and applications resistors should be grounded close to the package edge. BL1 (Pin 6) and BL2 (Pin 9) are internal bias lines a volt or two above the $-V_S$ node; access is provided solely for the addition of decoupling capacitors, which should be connected exactly as shown (not all of them connect to the ground). Use low impedance ceramic 0.1 μ F capacitors (for example, Erie RPE113-Z5U-105-K50V). Ferrite beads may be used instead of supply decoupling resistors in cases where the supply voltage is low.

Active Current-to-Voltage Conversion

The compliance at LOG OUT limits the available output voltage swing. The output of the AD640 may be converted to a larger, buffered output voltage by the addition of an operational amplifier connected as a current-to-voltage (transresistance) stage, as shown in Figure 21. Using a $2k\Omega$ feedback resistor (R2) the 50µA/dB output at LOG OUT is converted to a voltage having a slope of +100mV/dB, that is, 2V per decade. This output ranges from roughly -0.4V for zero signal inputs to the AD640, crosses zero at a dc input of precisely +1mV (or -1mV) and is +4V for a dc input of 100mV. A passive prefilter, formed by R1 and C1, minimizes the high frequency energy conveyed to the op amp. The corner frequency is here shown as 10MHz. The AD844 is recommended for this application because of its excellent performance in transresistance modes. Its bandwidth of 35MHz (with the $2k\Omega$ feedback resistor) will exceed the baseband response of the system in most applications. For lower bandwidth applications other op amps and multipole active filters may be substituted (see, for example, Figure 32 in the APPLICATIONS section).

Effect of Frequency on Calibration

The slope and intercept of the AD640 are calibrated during manufacture using a 2kHz square wave input. Calibration depends on the gain of each stage being 10dB. When the input frequency is an appreciable fraction of the 350MHz bandwidth of the amplifier stages, their gain becomes imprecise and the logarithmic slope and intercept are no longer fully calibrated. However, the AD640 can provide very stable operation at frequencies up to about one half the 3dB frequency of the amplifier stages. Figure 10 shows the averaged output current versus input level at 30MHz, 60MHz, 90MHz and 120MHz. Figure 11 shows the absolute error in the response at 60MHz and at temperatures of -55°C, +25°C and +125°C. Figure 12 shows the variation in the slope current, and Figure 13 shows the variation in the intercept level (sinusoidal input) versus frequency.

If absolute calibration is essential, or some other value of slope or intercept is required, there will usually be some point in the user's system at which an adjustment may be easily introduced. For example, the 5% slope deficit at 30MHz (see Figure 12) may be restored by a 5% increase in the value of the load resistor in the passive loading scheme shown in Figure 24, or by inserting a trim potentiometer of 100Ω in series with the feedback resistor in the scheme shown in Figure 21. The intercept can be adjusted by adding or subtracting a small current to the output. Since the slope current is 1mA/decade, a 50µA increment will move the intercept by 1dB. Note that any error in this current will invalidate the calibration of the AD640. For example, if one of the the 5V supplies were used with a resistor to generate the current to reposition the intercept by 20dB, a ±10% variation in this supply will cause a ±2dB error in the absolute calibration. Of course, slope calibration is unaffected.

Source Resistance and Input Offset

The bias currents at the signal inputs (Pins 1 and 20) are typically 7µA. These flow in the source resistances and generate input offset voltages which may limit the dynamic range because the AD640 is direct coupled and an offset is indistinguishable from a signal. It is good practice to keep the source resistances as low as possible and to equalize the resistance seen at each input. For example, if the source resistance to Pin 20 is 100Ω , a compensating resistor of 100Ω should be placed in series with Pin 1. The residual offset is then due to the bias current offset, which is typically under 1µA, causing an extra offset uncertainty of 100µV in this example. For a single AD640 this will rarely be troublesome, but in some applications it may need to be nulled out, along with the internal voltage offset component. This may be achieved by adding an adjustable voltage of up to $\pm 250 \mu V$ at the unused input. (Pins 1 and 20 may be interchanged with no change in function.)

In most applications there will be no need to use any offset adjustment. However, a general offset trimming circuit is shown in Figure 25. R_S is the source resistance of the signal. Note: 50Ω rf sources may include a blocking capacitor and have no dc path to ground, or may be transformer coupled and have a near zero resistance to ground. Determine whether the source resistance is zero, 25Ω or 50Ω (with the generator terminated in 50Ω) to find the correct value of bias compensating resistor, R_B, which should optimally be equal to R_s, unless R_s=0, in which case use $R_B = 5\Omega$. The value of Ros should be set to 20,000 R_B to provide a ±250μV trim range. To null the offset, set the source voltage to zero and use a DVM to observe the logarithmic output voltage. Recall that the LOG OUT current of the AD640 exhibits an absolute value response to the input voltage, so the offset potentiometer is adjusted to the point where the logarithmic output "turns around" (reaches a local maximum or minimum).

At high frequencies it may be desirable to insert a coupling capacitor and use a choke between Pin 20 and ground, when Pin 1 should be taken directly to ground. Alternatively, transformer coupling may be used. In these cases, there is no added offset due to bias currents. When using two dc coupled AD640s (overall gain 100,000), it is impractical to maintain a sufficiently low offset voltage using a manual nulling scheme. The section CASCADED OPERATION explains how the offset can be automatically nulled to submicrovolt levels by the use of a negative feedback network.




Figure 25. Optional Input Offset Voltage Nulling Circuit; See Text for Component Values

insensitive to the supply voltages (see dc SPECIFICATIONS) and higher supply voltages will not directly cause significant errors. However, the AD640 power dissipation must be kept below 500mW in the interest of reliability and long term stability. When using well regulated supply voltages above $\pm 6\mathrm{V}$, the decoupling resistors shown in the application schematics can be increased to maintain $\pm 5\mathrm{V}$ at the IC. The resistor values are calculated using the specified maximum of 15mA current into the $+\mathrm{V}_{\mathrm{S}}$ terminal (Pin 12) and a maximum of 60mA into the $-\mathrm{V}_{\mathrm{S}}$ terminal (Pin 7). For example, when using $\pm 9\mathrm{V}$ supplies, a resistor of $(9\mathrm{V}\text{-}5\mathrm{V})/15\mathrm{m}\mathrm{A}$, about 261Ω , should be included in the $+\mathrm{V}_{\mathrm{S}}$ lead to each AD640, and $(9\mathrm{V}\text{-}5\mathrm{V})/60\mathrm{m}\mathrm{A}$, about 64.9Ω , in each $-\mathrm{V}_{\mathrm{S}}$ lead. Of course, asymmetric supplies may be dealt with in a similar way.




Figure 26. Details of the Input Attenuator

chip attenuator should be used because it provides a temperature independent dynamic range (compare Figures 18 and 19). Figure 26 shows this attenuator in more detail. R1 is a thin film resistor of nominally 270Ω and low temperature coefficient (TC). It is trimmed to calibrate the intercept to 10mV dc (or -24dBm for sinusoidal inputs), that is, to an attenuation of nominally 20dBs at 27°C. R2 has a nominal value of 30Ω and has a high positive TC, such that the overall attenuation factor is 0.33%/°C at 27°C. This results in a transmission factor that is proportional to absolute temperature, or PTAT. (See Intercept Stabilization for further explanation.) To improve the accuracy of the attenuator, the ATN COM nodes are bonded to both Pin 3 and Pin 4. These should be connected directly to the "SIGNAL LOW" of the source (for example, to the grounded side of the signal connector, as shown in Figure 32) not to an arbitrary point on the ground plane.

R4 is identical to R2, and in shunt with R3 (270 Ω thin film) forms a 27 Ω resistor with the same TC as the output resistance of the attenuator. By connecting Pin 1 to ATN LOW (Pin 2) this resistance minimizes the offset caused by bias currents. The offset nulling scheme shown in Figure 25 may still be used, with the external resistor R_B omitted and R_{OS} = 500k Ω . Offset stability is improved because the compensating voltage introduced at Pin 20 is now PTAT. Drifts of under $1\mu V/PC$ (referred to Pins 1 and 20) can be maintained using the attenuator.

It may occasionally be desirable to attenuate the signal even further. For example, the source may have a full scale value of $\pm 10 V$, and since the basic range of the AD640 extends only to $\pm 200 mV$ dc, an attenuation factor of $\times 50$ might be chosen. This may be achieved either by using an independent external attenuator or more simply by adding a resistor in series with ATN IN (Pin 5). In the latter case the resistor must be trimmed to calibrate the intercept, since the input resistance at Pin 5 is not guaranteed. A fixed resistor of $1 k\Omega$ in series with a 500Ω variable resistor calibrate to an intercept of 50 mV (or -26 dBV) for dc or square wave inputs and provide a $\pm 10 V$ input range. The intercept stability will be degraded to about $0.003 dB/^{\circ}C$.




Figure 27. Basic Connections for Cascaded AD640s

OPERATION OF CASCADED AD640s

Frequently, the dynamic range of the input will be 50dB or more. AD640s can be cascaded, as shown in Figure 27. The balanced signal output from U1 becomes the input to U2. Resistors are included in series with each LOG OUT pin and capacitors C1 and C2 are placed directly between Pins 13 and 14 to provide a local path for the RF current at these output pairs. C1 through C3 are chosen to provide the required low pass corner in conjunction with the load RL. Board layout and grounding disciplines are critically important at the high gain (X100,000) and bandwidth (~150MHz) of this system.

The intercept voltage is calculated as follows. First, note that if its LOG OUT is disconnected, U1 simply inserts 50dB of gain ahead of U2. This would lower the intercept by 50dB, to -110dBV for square wave calibration. With the LOG OUT of U1 added in, there is a finite zero signal current which slightly shifts the intercept. With the intercept temperature compensation on U1 disabled this zero signal output is $-270\mu\text{A}$ (see DC SPECIFICATIONS) equivalent to a 5.4dB upward shift in the intercept, since the slope is $50\mu\text{A}/\text{dB}$. Thus, the intercept is at -104.6dBV (-88.6dBm for 50Ω sine calibration). ITC may be disabled by grounding Pin 8 of either U1 or U2.

Cascaded AD640s can be used in dc applications, but input offset voltage will limit the dynamic range. The dc intercept is $6\mu V$. The offset should not be confused with the intercept, which is found by extrapolating the transfer function from its central "log linear" region. This can be understood by referring to Equation (1) and noting that an input offset is simply additive to the value of $V_{\rm IN}$ in the numerator of the logarithmic argument; it does not affect the denominator (or intercept) $V_{\rm X}$. In dc coupled applications of wide dynamic range, special precautions must be taken to null the input offset and minimize drift due to input bias offset. It is recommended that the input attenuator be used, providing a practical input range of $-74 \text{dBV} \ (\pm 200 \mu \text{V} \ \text{dc})$ to $+6 \text{dBV} \ (\pm 2 \text{V} \ \text{dc})$ when nulled using the adjustment circuit shown in Figure 25.

Eliminating the Effect of First Stage Offset

Usually, the input signal will be sinusoidal and U1 and U2 can be ac coupled. Figure 28a shows a low resistance choke at the




Figure 28. Two Methods for AC Coupling AD640s

input of U2 which shorts the dc output of U1 while preserving the hf response. Coupling capacitors may be inserted (Figure 28b) in which case two chokes are used to provide bias paths for U2. These chokes must exhibit high impedance over the operating frequency range.

Alternatively, the input offset can be nulled by a negative feedback network from the SIG OUT nodes of U2 to the SIG IN nodes of U1, as shown in Figure 29. The low pass response of the feedback path transforms to a closed-loop high pass response. The high gain $(\times 100,000)$ of the signal path results in a commensurate reduction in the effective time constant of this network. For example, to achieve a high pass corner of $100 \, \text{kHz}$, the low pass corner must be at $1 \, \text{Hz}$.

In fact, it is somewhat more complicated than this. When the ac input sufficiently exceeds that of the offset, the feedback becomes ineffective and the response becomes essentially dc coupled. Even for quite modest inputs the last stage will be limiting and the output (Pins 10 and 11) of U2 will be a square wave of about ±180mV amplitude, dwelling approximately equal times at its two limit values, and thus having a net average value near zero. Only when the input is very small does the high pass behavior of this nulling loop become apparent. Consequently, the low pass time constant can usually be reduced considerably without serious performance degradation.

The resistor values are chosen such that the dc feedback is adequate to null the worst case input offset, say, $500\mu V$. There must be some resistance at Pins 1 and 20 across which the offset compensation voltage is developed. The values shown in the figure assume that we wish to terminate a 50Ω source at Pin 20. The 50Ω resistor at Pin 1 is essential, both to minimize offsets due to bias current mismatch and because the outputs at Pins 10 and 11 can only swing negatively (from ground to -180mV) whereas we need to cater for input offsets of either polarity.

For a sine input of 1 µV amplitude (-120dBV) and in the absence of offset, the differential voltage at Pins 10 and 11 of U2 would be almost sinusoidal but 100,000 times larger, or 100mV. The last limiter in U2 would be entering saturation. A 1μV input offset added to this signal would put the last limiter well into saturation, and its output would then have a different average value, which is extracted by the low pass network and delivered back to the input. For larger signals, the output approaches a square wave for zero input offset and becomes rectangular when offset is present. The duty cycle modulation of this output now produces the nonzero average value. Assume a maximum required differential output of 100mV (after averaging in C1 and C2) as shown in Figure 29. R3 through R6 can now be chosen to provide ±500μV of correction range, and with these values the input offset is reduced by a factor of 500. Using 4.7µF capacitors, the time constant of the network is about 1.2ms, and its corner frequency is at 13.5Hz. The closed loop high pass corner (for small signals) is, therefore, at 1.35MHz.

Bandwidth/Dynamic Range Tradeoffs

The first stage noise of the AD640 is $2nV/\sqrt{Hz}$ (short circuited input) and the full bandwidth of the cascaded ten stages is about 150MHz. Thus, the noise referred to the input is $24.5\mu V$ rms, or -79dBm, which would limit the dynamic range to 77dBs (-79dBm to -2dBm). In practice, the source resistances will also generate noise, and the full bandwidth dynamic range will be less than this.




Figure 29. Feedback Offset Correction Network

A low pass filter between U1 and U2 can limit the noise bandwidth and extend the dynamic range. The simplest way to do this is by the addition of a pair of grounded capacitors at the signal outputs of U1 (shown as C1 and C2 in Figure 32). The —3dB frequency of the filter must be above the highest frequency to be handled by the converter; if not, nonlinearity in the transfer function will occur. This can be seen intuitively by noting that the system would then contract to a single AD640 at very high frequencies (when U2 has very little input). At intermediate frequencies, U2 will contribute less to the output than would be the case if there were no interstage attenuation, resulting in a kink in the transfer function.

More complex filtering may be considered. For example, if the signal has a fairly narrow bandwidth, the simple chokes shown in Figure 28 might be replaced by one or more parallel tuned circuits. Two separate tuned circuits or transformer coupling should be used to eliminate all undesirable hf common mode coupling between U1 and U2. The choice of Q for these circuits requires compromise. Frequency sensitive nonlinearities can arise at the edges of the band if the Q is set too high; if too low, the transmission of the signal from U1 to U2 will be affected even at the center frequency, again resulting in nonlinearity in the conversion response. In calculating the Q, note that the resistance from Pins 10 and 11 to ground is 75Ω. The input resistance at Pins 1 and 20 is very high, but the capacitances at these pins must also be factored into the total LCR circuit.

PRACTICAL APPLICATIONS

We show here two applications, using cascaded AD640s to achieve a wide dynamic range. As already mentioned, the use of a differential signal path and differential logarithmic outputs diminishes the risk of instability due to poor grounding. Nevertheless, it must be remembered that at high frequencies even very small lengths of wire, including the leads to capacitors, have significant impedance. The ground plane itself can also generate small but troublesome voltages due to circulating currents in a poor layout. A printed circuit evaluation board is available from Analog Devices (Part Number ADEB640) to facilitate the prototyping of an application using one or two AD640s, plus various external components,

At very low signal levels various effects can cause significant deviation from the ideal response, apart from the inherent non-linearities of the transfer function already discussed. Note that any spurious signal presented to the AD640s is demodulated and added to the output. Thus, in the absence of thorough shielding, emissions from any radio transmitters or RFI from equipment operating in the locality will cause the output to appear too high. The only cure for this type of error is the use of very careful grounding and shielding techniques.

50MHz-150MHz Converter with 70dB Dynamic Range Figure 30 shows a logarithmic converter using two AD640s which can provide at least 70dB of dynamic range, limited mostly by first stage noise. In this application, an rf choke (L1) prevents the transmission of dc offset from the first to the second AD640. One or two turns in a ferrite core will generally suffice for operation at frequencies above 30MHz. For example, one complete loop of 20 gauge wire through the two holes in a Fair-Rite type 2873002302 core provides an inductance of $5\mu H_1$, which presents an impedance of $1.57 k\Omega$ at 50 MHz. The shunting effect across the 150Ω differential impedance at the signal interface is thus fairly slight.

The signal source is optionally terminated by R1. To minimize the input offset voltage R2 should be chosen to match the dc resistance of the terminated source. (However, the offset voltage is not a critical consideration in this ac coupled application.)




Figure 30. Complete 70dB Dynamic Range Converter for 50MHz-150MHz Operation




Figure 31. Logarithmic Output and Nonlinearity for Circuit of Figure 30, for a Sine Wave Input at f = 80 MHz

Note that all unused inputs are grounded; this improves the isolation from the outputs back to the inputs.

A transimpedance op amp (U3, AD844) converts the summed logarithmic output currents of U1 and U2 to a ground referenced voltage scaled 1V per decade. The resistor R5 is nominally $1k\Omega$ but is increased slightly to compensate for the slope deficit at the operating frequency, which can be determined from Figure 12.

The inverting input of U3 forms a virtual ground, so that each logarithmic output of U1 and U2 is loaded by 100Ω (R3 or R4). These resistors in conjunction with capacitors C1 and C2 form independent low pass filters with a time constant of about 5ns. These capacitors should be connected directly across Pins 13 and 14, as shown, to prevent high frequency output currents from circulating in the ground plane. A second 5ns time constant is formed by feedback resistor R5 in conjunction with the transcapacitance of U3.

This filtering is adequate for input frequencies of 50MHz or




Figure 33. Logarithmic Output and Nonlinearity for Circuit of Figure 32, for a Square Wave Input at f = 10kHz

above; more elaborate filtering can be devised for pulse applications requiring a faster rise time. In applications where only a long term measure of the input is needed, C1 and C2 can be increased and U3 can be replaced by a low speed op amp. Figure 31 shows typical performance of this converter.

10Hz-100kHz Converter with 95dB Dynamic Range

To increase the dynamic range it is necessary to reduce the bandwidth by the inclusion of a low pass filter at the signal interface between U1 and U2 (Figure 32). To provide operation down to low frequencies, dc coupling is used at the interface between AD640s and the input offset is nulled by a feedback circuit.

Using values of $0.02\mu F$ in the interstage filter formed by capacitors C1 and C2, the hf corner occurs at about 100kHz. U3 (AD712) forms a 4-pole 35Hz low pass filter. This provides operation to signal frequencies below 20Hz. The filter response is not critical, allowing the use of an electrolytic capacitor to form one of the poles.




Figure 32. Complete 95dB Dynamic Range Converter

R1 is restricted to 50Ω by the compliance at Pin 14, so C3 needs to be large to form a 5ms time constant. A tantalum capacitor is used (note polarity). The output of U3a is scaled +1V per decade, and the X2 gain of U3b raises this to +2V per decade, or +100mV/dB. The differential offset at the output of U2 is low pass filtered by R6/C7 and R7/C8 and buffered by voltage followers U4a and U4b. The 16s open loop time constant trans-

lates to a closed 100p nign pass corner or 10112. (This lings pass filter is only operative for very small inputs; see page 13.) Figure 33 shows the performance for square wave inputs. Since the attenuator is used, the upper end of the dynamic range now extends to +6dBV and the intercept is at -82dBV. The noise limited dynamic range is over 100dB, but in practice spurious signals at the input will determine the achievable range.





Figure 33, Legarithmic Output and Nonlinearity for Circuit of Figure 32, for a Square Wave Input at f = 10kHz

Figure 31, Logarithmic Diaput and Norunaearty for Circuit of Figure 30, for a Sine Wave Input at f = 80MHz

above; more elaborate filtering can be devised for pulse applied tions requiring a faster rise time. In applications where only a long term measure of the input is needed, CI and C2 can be increased and U3 can be replaced by a low speed op augo. Figure 31 shows typical performance of this convertor.


reose from the outputs back to the inputs.

A too investment of the inputs.

18He-1001Hz Converter with 95d8 Dynamic Range To increase the dynamic range it is necessary to reduce the bandwidth by the inclusion of a low pass filter at the signal interface between U1 and U2 (Figure 32). To provide operation down to low frequencies, de coupling is used at the interface between AD640s and the input offset is nulled by a feedback be manufactured op unity (vs., answer) converts the seminor logarithmic output currents of UI, and UZ to a ground referenced voltage scaled IV per decade. The revision R5 is nominally likely but is increased singlely to compensate for the slope deficit at the operating frequency, which can be determined from Figure 12.

Using values of 0.02 d. in the interstage filter formed by capacitors C1 and C2, the hf corner occurs at about 100kHz. U3 (AD712) forms a 4-pole 35Hz low pass filter. This provides operation to signal frequencies below 20Hz. The filter response is not critical, allowing the use of an electrolytic capacitor to

The inverting input of U3 forms a virtual ground, so that each legarithmic output of U1 and U2 is loaded by 1004 (R3 or R4). These resistors in organization with capacitors C1 and C2 form independent for pass filters with a time constant of about 5ns. These capacitors alloud the connected directly across Pins 13 and 14, as shown, to provent high frequency output currents from circulating in the ground plane. A second 5ns since constant is formed by feetback resistor R5 in computation with the stransameatisme of U3.



755N/755P/759N/759P

FEATURES

High Accuracy: Models 755N, 755P Wideband: Models 759N, 759P

Complete Log/Antilog Amplifiers: External Components Not

Required


Temperature-Compensated Internal Reference 6 Decades Current Operation: 1nA to 1mA

1% max Error: 1nA to 1mA (755)

20nA to 200μA (759) 4 Decades Voltage Operation: 1mV to 10V

1% max Error: 1mV to 10V (755) 1mV to 2V (759) Small Size: 1.1" × 1.1" × 0.4"

FUNCTIONAL BLOCK DIAGRAM



*POSITIVE INPUT SIGNALS, AS SHOWN; USE 759N, 755P. NEGATIVE INPUT SIGNALS, USE 759N, 755P.

GENERAL DESCRIPTION


The models 755N, 755P and 759N, 759P are low cost dc logarithmic amplifiers offering conformance to ideal log operation over 6 decades of current (1nA to 1mA) and 4 decades of voltage (1mV to 10V). For high accuracy requirements, models 755N, 755P offer maximum nonconformity of 0.5%, from 10nA to 1mA, and 1mV to 1V. For wideband applications, the models 759N, 759P provide fast response (300kHz @ $I_{\rm SIG}=10\mu{\rm A}$ to 1mA) and feature maximum nonconformity of 1% from 20nA to 200 $\mu{\rm A}$, and 1mV to 2V. The models 755N and 759N compute the log of positive (+) input signals, while the models 755P, 759P compute the log of negative (-) signals.

Designed for ease of use, the models 755N/P and 759N/P are complete, temperature compensated log/antilog amplifiers packaged in a compact epoxy-encapsulated module. External components are not required for logging currents over the complete 6 decade range of $1\mu A$ to 1mA. Both the scale factor (K=2, 1, or 2/3 volt/decade) and log/antilog operation are selected by simple pin connection. In addition, both the internal $10\mu A$ reference current as well as the offset voltage may be externally adjusted to improve overall accuracy.

The models 755 and 759 are ideally suited as an alternative to in-house designs of OEM applications. Advanced design techniques and superior performance place the 755 and 759 ahead of competitive designs in terms of price, performance and package design.

APPLICATIONS

When connected in the current or voltage logging configuration, as shown in Figure 1, the models 755 and 759 may be used in several key applications. A plot of input current versus output voltage is also presented to illustrate the log amplifier's transfer characteristics.




+ INPUT CURRENT (AMPS), LOG SCALE

Figure 1. Transfer Function

755N/755P/759N/759P—SPECIFICATIONS (typical @ +25°C and ±15V dc unless otherwise noted)

MODEL	755N/P		759N/P	
TRANSFER FUNCTIONS	re Al 193	m. I mese	SERVICE LA	
Current Mode	e _O = -Klog	In IREF	HISHY	
AND AND SHE IS A REAL PROPERTY AND	es se po. i	F.		
Voltage Mode	e _O = -Klog	E _{REF}		
BENEFIT STREET ST. S. S.	Market B 11	/ Form \		
Antilog Mode	eo = E _{REF}	10 (K		
TRANSFER FUNCTION PARAMETERS Scale Factor (K) Selections ^{1, 2}	2 1 2/3 1	olt/Decade		
Error @ +25°C	±1% max			
vs. Temperature (0 to +70°C)	±0.04%/°C	Cmax		
Reference Voltage (E _{REF}) ² Error @ +25°C	0.1V ±3% max	8	±4% max	
vs. Temperature (0 to +70°C)	±0.1%/°C	max	±0.05%/°C	
Reference Current $(I_{RFF})^2$	10μΑ	-62		
Error @ +25°C vs. Temperature (0 to +70°C)	±3% max ±0.1%/°C	max	±0.05%/°C	
	10.1767 C	III A	20.03 %	
MAXIMUM LOG CONFORMITY ERROR ISIG RANGE ESIG RANGE	RTI	RTO (K=1)	RTI	RTO (K=1)
1nA to 10nA	±1%	±4.3mV		±21mV
10nA to 20nA — 20nA to 100µA 1mV to 1V	±0.5% ±0.5%	±2.17mV ±2.17mV	±2% ±1%	±8.64mV ±4.3mV
100μA to 200μA 1V to 2V	±1%	±4.3mV	±1%	±4.3mV
200μA to 1mA 2V to 10V	±1%	±4.3mV	±2%	±8.64mV
INPUT SPECIFICATIONS	MODE AND			TEATLE
Current Signal Range	SICHALS, A	SHIVE SWITE	09"	
Model 755N, 759N Model 755P, 759P	+1nA to +	ImA min	31/6	
Max Safe Input Current	±10mA m			
Bias Current @ +25°C	(0, +) 10p	A max	(0, +) 200	pA max
vs. Temperature (0 to +70°C) Voltage Signal Range (Log Mode)	x2/+10°C			
Model 755N, 759N	+1mV to +	10V min 3/101	APPEACAT	
Model 755P, 759P	-1mV to -	10V min	when cons	
Voltage Signal Range, Antilog Mode				
Manual reen reen	-2≤ ESIG		north sk. mein	
Model 755N, 755P	I.	-≤2 / I ni av	con, de shor	-9150
Model 755N, 755P Offset Voltage @ +25°C (Adjustable to 0 vs. Temperature (0 to +70°C) vs. Supply Voltage	K	-≤2 / I ni av	±2mV man	-5150
Model 755N, 755P Offset Voltage @ +25°C (Adjustable to 0 vs. Temperature (0 to +70°C) vs. Supply Voltage FREQUENCY RESPONSE, Sinewave	±400μV n ±15μV/°C	-≤2 max	±2mV man	-stsc : 3
Model 755N, 755P Offset Voltage @ +25°C (Adjustable to 0 vs. Temperature (0 to +70°C) vs. Supply Voltage FREQUENCY RESPONSE, Sinewave Small Signal Bandwidth, -3dB	±400μV n ±15μV/°C ±15μV/%	-≤2 max	±2mV maz ±10μV/°C	**************************************
Model 755N, 755P Offset Voltage @ +25°C (Adjustable to 0 vs. Temperature (0 to +70°C) vs. Supply Voltage FREQUENCY RESPONSE, Sinewave Small Signal Bandwidth, -3dB sg = 1nA L = 14A	1) ±400μV n ±15μV/°C ±15μV/%	nax you iso	* ±2mV maa ±10μV/°C * 250Hz 100kHz	**************************************
Model 755N, 755P Offset Voltage @ +25°C (Adjustable to 0 vs. Temperature (0 to +70°C) vs. Supply Voltage FREQUENCY RESPONSE, Sinewave Small Signal Bandwidth, -3dB I _{SIG} = InA I _{SIG} = IµA I _{SIG} = 10µA	1) ±400μV n ±15μV/°C ±15μV/%	- ≤2 nax . max	* ±2mV mas ±10μV/°C * 00kHz 100kHz 200kHz	Silver So, Se Se Se Silver Sil
Model 755N, 755P Offset Voltage @ +25°C (Adjustable to 0 vs. Temperature (0 to +70°C) vs. Supply Voltage FREQUENCY RESPONSE, Sinewave Small Signal Bandwidth, -3dB	1) ±400μV n ±15μV/°C ±15μV/%	nax you iso	* ±2mV maa ±10μV/°C * 250Hz 100kHz	verse
Model 755N, 755P Offset Voltage @ +25° C (Adjustable to 0 vs. Temperature (0 to +70° C) vs. Supply Voltage FREQUENCY RESPONSE, Sinewave Small Signal Bandwidth, -3dB lsig = 1 μA lsiG = 1 μA lsiG = 1 μA SiG = 1 μA	1) ±400μV n ±15μV/°C ±15μV/%	- ≤2 nax . max	* ±2mV mas ±10μV/°C * 00kHz 100kHz 200kHz	ne, ne (dia mity
Model 755N, 755P Offset Voltage @ +25°C (Adjustable to 0 vs. Temperature (0 to +70°C) vs. Supply Voltage FREQUENCY RESPONSE, Sinewave Small Signal Bandwidth, -3dB IsiG = InA IsiG = IµA IsiG = 10µA IsiG = ImA RISE TIME Increasing Input Current) ±400µV n ±15µV/°C ±15µV/% 80Hz 10kHz 40kHz 100kHz	- ≤2 nax . max	±2mV maz ±10μV/°C • 0 250Hz 100kHz 200kHz 200kHz	ne, ne (dia mity
Model 755N, 755P Offset Voltage @ +25° C(Adjustable to 0 vs. Temperature (0 to +70° C) vs. Supply Voltage FREQUENCY RESPONSE, Sinewave Small Signal Bandwidth, -3dB Isig = 1 μA	### ##################################	nax : max	* ±2mV mai ±10µV/°C * 250Hz 100kHz 200kHz 200kHz 200kHz 3µs	ne ne Sia nity
Model 755N, 755P Offset Voltage @ +25° C(Adjustable to 0 vs. Temperature (0 to +70° C) vs. Supply Voltage FREQUENCY RESPONSE, Sinewave Small Signal Bandwidth, -3dB ISIG = 1 InA ISIG = 1 InA ISIG = 1 InA RISE TIME Increasing Input Current 10nA to 100nA 100nA to 1µA 1µA to 10mA	### ##################################	nax : max	*	ne, ne (dia mity
Model 755N, 755P Offset Voltage @ +25° C(Adjustable to 0 vs. Temperature (0 to +70° C) vs. Supply Voltage FREQUENCY RESPONSE, Sinewave Small Signal Bandwidth, -3dB Ising = 1nA Ising	2) ±400µV n ±15µV°C ±15µV°C ±15µV% 80Hz 10kHz 40kHz 100µs 7µs 4µs	nax max	*	se se sis nity de ris, (-)
Model 755N, 755P Offset Voltage @ +25° C(Adjustable to 0 vs. Temperature (0 to +70° C) vs. Supply Voltage FREQUENCY RESPONSE, Sinewave Small Signal Bandwidth, -3dB lsiG = 1nA lsiG = 1μA lsiG = 1μA lsiG = 1mA RISE TIME Increasing Input Current 10nA to 100nA 100nA to 1μA 1μA to 1mA 1μα to 1μA 1μA to 1μA	100 µs 100 µs	nax max	* ±2mV mai ±10µV °C * 250Hz 100kHz 200kHz 200kHz 200kHz 200kHz 3µs 2.5µs 3µs 10µs	se se sis nity de ris, (-)
Model 755N, 755P Offset Voltage @ +25° C(Adjustable to 0 vs. Temperature (0 to +70° C) vs. Supply Voltage FREQUENCY RESPONSE, Sinewave Small Signal Bandwidth, -3dB lgG = 1nA lgG = 1μA	100 µs 7 µs	nax max	±2mV mai ±10µV °C • 250Hz 100kHz 200kHz 200kHz 20µs 3µs 2.5µs 3µs	se se sis nity de ris, (-)
Model 755N, 755P Offset Voltage @ +25° C(Adjustable to 0 vs. Temperature (0 to +70° C) vs. Supply Voltage FREQUENCY RESPONSE, Sinewave Small Signal Bandwidth, -3dB Ligg = 1nA Ligg = 1nA Ligg = 1 mA Sig = 1 plA Ligg = 1 mA RISE TIME Increasing Input Current 10nA to 100nA 100nA to 1µA 1µA to 1mA Decreasing Input Current 1mA to 1µA 1µA to 100nA 100nA to 10nA 100nA to 10nA 100nA to 10nA 100nA to 100nA 100nA to 100nA 100nA to 100nA 100nA to 100nA	100µs 7µs 400µs 115µV/°C 115µV/% 80Hz 10kHz 100kHz 100µs 7µs 4µs 7µs 40µs 40µs 7µs 40µs	A A A A A A A A A A A A A A A A A A A	250Hz 10µV/°C 250Hz 100kHz 200kHz 200kHz 200kHz 3µs 2.5µs 3µs 10µs 80µs	se se sis nity de ris, (-)
Model 755N, 755P Offset Voltage @ +25° C(Adjustable to 0 vs. Temperature (0 to +70° C) vs. Supply Voltage FREQUENCY RESPONSE, Sinewave Small Signal Bandwidth, -3dB IsiG = 1nA IsiG =	30 ±400µV m ±15µV /c ±15µV /c ±15µV /c ±15µV /c ±15µV /c ±15µV /s 80Hz 10kHz 40kHz 40kHz 40kHz 40kHz 7µs 4µs 7µs 4µs 70µs 400µs	mai keya xan na keya xan na keya xan ya xan xan ya	** ±2mV mai ±10µV/°C ±10µV/°C 250Hz 100kHz 200kHz 200kHz 200kHz 200kHz 10µS 3µS 2.5µS 3µS 10µS 10µV rms	se se sis nity de ris, (-)
Model 755N, 755P Offset Voltage © +25° C(Adjustable to 0 vs. Temperature (0 to +70° C) vs. Supply Voltage FREQUENCY RESPONSE, Sinewave Small Signal Bandwidth, -3dB ISIG = 1nA INA to 100nA 100nA to 100A 100nA to 10nA INPUT NOISE Voltage, 10Hz to 10kHz Current, 10Hz to 10kHz	100µs 7µs 400µs 115µV/°C 115µV/% 80Hz 10kHz 100kHz 100µs 7µs 4µs 7µs 40µs 40µs 7µs 40µs	mai keya xan na keya xan na keya xan ya xan xan ya	250Hz 10µV/°C 250Hz 100kHz 200kHz 200kHz 200kHz 3µs 2.5µs 3µs 10µs 80µs	se se sis nity de ris, (-)
Model 755N, 755P Offset Voltage @ +25° C(Adjustable to 0 vs. Temperature (0 to +70° C) vs. Supply Voltage FREQUENCY RESPONSE, Sinewave Small Signal Bandwidth, -3dB IsiG = 1nA IsiG =	30 ±400µV m ±15µV /c ±15µV /c ±15µV /c ±15µV /c ±15µV /c ±15µV /s 80Hz 10kHz 40kHz 40kHz 40kHz 40kHz 7µs 4µs 7µs 4µs 70µs 400µs	mai keya xan na keya xan na keya xan ya xan xan ya	** ±2mV mai ±10µV/°C ±10µV/°C 250Hz 100kHz 200kHz 200kHz 200kHz 200kHz 10µS 3µS 2.5µS 3µS 10µS 10µV rms	se se sis nity de ris, (-)
Model 755N, 755P Offset Voltage © +25° C(Adjustable to 0 vs. Temperature (0 to +70° C) vs. Supply Voltage FREQUENCY RESPONSE, Sinewave Small Signal Bandwidth, -3dB	30 ±400µV m ±15µV /c ±15µV /c ±15µV /c ±15µV /c ±15µV /c ±15µV /s 80Hz 10kHz 40kHz 40kHz 40kHz 40kHz 7µs 4µs 7µs 4µs 70µs 400µs	A Company of the comp	** ±2mV mai ±10µV/°C ±10µV/°C 250Hz 100kHz 200kHz 200kHz 200kHz 200kHz 10µS 3µS 2.5µS 3µS 10µS 10µV rms	se se sis nity de ris, (-)
Model 755N, 755P Offset Voltage © +25° C(Adjustable to 0 vs. Temperature (0 to +70° C) vs. Supply Voltage FREQUENCY RESPONSE, Sinewave Small Signal Bandwidth, -3dB lsiG = 1µA	30 ±400µV min ±15µV /c ±15µV /c ±15µV /c ±15µV /c ±15µV /s ±15µV /s ±15µV /s ±100kHz 100kHz 100µs 7µs 4µs 400µs 2µV rms 2pA rms ±10V min ±	A Company of the comp	** ±2mV mai ±10µV/°C ±10µV/°C 250Hz 100kHz 200kHz 200kHz 200kHz 200kHz 10µS 3µS 2.5µS 3µS 10µS 10µV rms	se,
Model 755N, 755P Offset Voltage © +25° C(Adjustable to 0 vs. Temperature (0 to +70° C) vs. Supply Voltage FREQUENCY RESPONSE, Sinewave Small Signal Bandwidth, -3dB	30 ±400µV m ±15µV /c ±15µV /c ±15µV /c ±15µV /c ±15µV /c ±15µV /s 80Hz 10kHz 10kHz 10kHz 40kHz 40kHz 40kHz 100µs 7µs 30µs 400µs 2pA rms ±10V min ±5mA ±4mA	SQUE IN AWARD AND AND AND AND AND AND AND AND AND AN	#2mV mai #210µV/°C #250Hz	se,
Model 755N, 755P Offset Voltage © +25° C(Adjustable to 0 vs. Temperature (0 to +70° C) vs. Supply Voltage FREQUENCY RESPONSE, Sinewave Small Signal Bandwidth, -3dB lsig = 1nA lsiG = 1µA	30 ±400µV m ±15µV f°c ±15µV f°c ±15µV f°c ±15µV f°c 10kHz 10kHz 100kHz 100µs 7µs 30µs 400µs 2µV rms 2pA rms.	SQUE IN AWARD AND AND AND AND AND AND AND AND AND AN	** ±2mV mai ±10µV/°C ±10µV/°C 250Hz 100kHz 200kHz 200kHz 200kHz 200kHz 10µS 3µS 2.5µS 3µS 10µS 10µV rms	se,
Model 755N, 755P Offset Voltage @ +25° C(Adjustable to 0 vs. Temperature (0 to +70° C) vs. Supply Voltage FREQUENCY RESPONSE, Sinewave Small Signal Bandwidth, -3dB ISIG = InA ISIG =	30 ± 400 µV m ± 15 µV rm 5 100 µs 7 µs 30 µs 400 µs 7 µs 500 µs 5	Service Control of the Control of th	250Hz 10µV/°C 250Hz 100kHz 200kHz 200kHz 200kHz 20µs 3µs 10µs 80µs 10µV rms 10pA rms	se,
Model 755N, 755P Offset Voltage © +25° C(Adjustable to 0 vs. Temperature (0 to +70° C) vs. Supply Voltage FREQUENCY RESPONSE, Sinewave Small Signal Bandwidth, -3dB lsig = 1 µA lsig = 1	100 ±400µV m ±15µV / c ±15µV / c ±15µV / c ±15µV / c ±15µV / c 10kHz 40kHz 100kHz 100µs 7µs 4µs 7µs 400µs 2µV rms 2pA rms ±10V min ±5mA 0.5Ω ±15Vdc	S2 II in awar a yeal isa san a yeal	#2mV mai #210µV/°C #250Hz	se,
Model 755N, 755P Offset Voltage @ +25° C(Adjustable to 0 vs. Temperature (0 to +70° C) vs. Supply Voltage FREQUENCY RESPONSE, Sinewave Small Signal Bandwidth, -3dB Isig = 1nA Isig =	30 ± 400 µV m ± 15 µV rm 5 100 µs 7 µs 30 µs 400 µs 7 µs 500 µs 5	S2 II in awar a yeal isa san a yeal	250Hz 10µV/°C 250Hz 100kHz 200kHz 200kHz 200kHz 20µs 3µs 10µs 80µs 10µV rms 10pA rms	Active Control of the
Model 755N, 755P Offset Voltage @ +25° C(Adjustable to 0 vs. Temperature (0 to +70° C) vs. Supply Voltage FREQUENCY RESPONSE, Sinewave Small Signal Bandwidth, -3dB Sig	30 ±400µV m ±15µV / c ±15µV / c ±15µV / c ±15µV / c ±15µV / c ±15µV / c 10 kHz 100 kH	nax max max max max max max max max max m	250Hz 10µV/C 250Hz 100kHz 200kHz 200kHz 20µs 3µs 2.5µs 3µs 10µs 10µs 10µs 10µs 10µs 10µs 10µs 10	Active Control of the
Model 755N, 755P Offset Voltage @ +25° C(Adjustable to 0 vs. Temperature (0 to +70° C) vs. Supply Voltage FREQUENCY RESPONSE, Sinewave Small Signal Bandwidth, -3dB ISIG = 1 InA ISI	30 ± 100 µs 100	nax max 8)Vdc	250Hz 10µV/C 250Hz 100kHz 200kHz 200kHz 20µs 3µs 2.5µs 3µs 10µs 10µs 10µs 10µs 10µs 10µs 10µs 10	w, Re Re mity mity (-) Also mity mity maty maty maty maty maty maty maty ma
Model 755N, 755P Offset Voltage @ +25° C(Adjustable to 0 vs. Temperature (0 to +70° C) vs. Supply Voltage FREQUENCY RESPONSE, Sinewave Small Signal Bandwidth, -3dB Sig	30 ±400µV m ±15µV/c ±15µV/c ±15µV/c ±15µV/c ±15µV/c 10kHz 40kHz 100kHz 100kHz 100kHz 100µs 7µs 40µs 40µs 40µs 40µs 2µV rms ±10V min ±5mA 24mA 0.5Ω ±15Vdc ±12 to 1 ±7mA	nax max 8)Vdc	250Hz 10µV/C 250Hz 100kHz 200kHz 200kHz 20µs 3µs 2.5µs 3µs 10µs 10µs 10µs 10µs 10µs 10µs 10µs 10	Series Se
Model 755N, 755P Offset Voltage @ +25° C(Adjustable to 0 vs. Temperature (0 to +70° C) vs. Supply Voltage FREQUENCY RESPONSE, Sinewave Small Signal Bandwidth, -3dB ISIG = 1 InA ISI	30 ± 100 µs 100	aax max 8)Vdc C +85°C +125°C	250Hz 100kHz 200kHz 200kHz 200kHz 200kHz 200kHz 3µs 10µs 80µs 10µV rms 10pA rms	w, Re Re mity mity (-) Also mity mity maty maty maty maty maty maty maty ma



*Optional $100k\Omega$ external trim pot. Input offset voltage may be adjusted to zero with trim pot connected as shown. With trim terminal 9 left open, input offset voltage will be ±0.4mV (755) or ±2mV (759) maximum.

MATING SOCKET AC1016




Figure 2. Transfer Curves

NOTES

1 Use terminal 1 for K = 1V/decade; terminal 2 for K = 2V/decade; terminals 1 or 2 (shorted together) for K = 2/3V/decade.

5 Specification is + for models 758N, 759N; - for 755P, 759P.

3 No damage due to any pin being shorted to ground.

6 Case size in inches (mm).

Specifications subject to change without notic

PRINCIPLE OF OPERATION

Log operation is obtained by placing the antilog element in the feedback loop of the op amp as shown in Figure 1. At the summing junction, terminal 5, the input signal current to be processed is summed with the output current of the antilog element. To attain a balance of these two currents, the op amp provides the required output voltage to the antilog feedback element. Under these conditions the ideal transfer equation (K = 1) is:

$$e_{OUT} = 1V \log_{10} I_{SIG}/I_{REF}$$

The log is a mathematical operator which is defined only for numbers, which are dimensionless quantities. Since an input current would have the dimensions of amperes it must be referenced to another current, $I_{\rm REF}$, the ratio being dimensionless. For this purpose a temperature compensated reference of $10\mu{\rm A}$ is generated internally.

The scale factor, K, is a multiplying constant. For a change in input current of one decade (decade = ratio of 10:1), the output changes by K volts. K may be selected as 1V or 2V by connecting the output to pin 1 or 2, respectively. If the output is connected to both pins 1 and 2, K will be 2/3V.

REFERRING ERRORS TO INPUT

A unique property of log amplifiers is that a dc error of any given amount at the output corresponds to a constant percent of the input, regardless of input level. To illustrate this, consider the output effects due to changing the input by 1%.

The output would be:

$$e_{OUT} = 1V \log_{10} (I_{SiG}/I_{REF})(1.01)$$
 which is equivalent to:

$$e_{OUT} = \underbrace{1V \log_{10} (I_{SIG}/I_{REF})}_{Initial Value} \underbrace{\pm 1V \log_{10} (1.01)}_{Change}$$

The change in output, due to a 1% input change is a constant value of ±4.3mV. Conversely, a dc error at the output of ±4.3mV is equivalent to a change at the input of 1%. An abbreviated table is presented below for converting between errors feferred to output (R.T.O.), and errors referred to input (R.T.I.).

	EI	RROR R.T.C	from Pin 5 to Pin
ERROR R.T.I.	K = 1	K = 2	K = 2/3
-ba ad 0.1%	0.43mV	0.86mV	0.28mV
taupindo 0.5 h vd V	2.17	4.34	1.45
ai V &\ \$ 1.0 assl 2	4.32	8.64	2.88
ed blace 3.0ma go l	12.84	25.68	8.56
4.0	17.03	34.06	11.35
5.0	21.19	42.38	14.13
10.0	41.39	82.78	27.59

Table I. Converting Output Error in mV to Input Error in %

SOURCES OF ERROR

Log Conformity Error — Log conformity in logarithmic devices is a specification similar to linearity in linear devices. Log conformity error is the difference between the value of the transfer equation and the actual value which occurs at the output of the log module, after scale factor, reference and offset errors are eliminated to taken into account. The best linearity performance for the models 755, 759 are obtained in the 5 decades from 10nA to 1mA. To obtain optimum performance, the input data should be scaled to this range.

Offset Voltage — The offset voltage, E_{os}, of models 755, 759 is the offset voltage of the internal FET amplifier. This voltage appears as a small de offset voltage in series with the input terminals. For current logging applications, its error contribution is negligible. However, for log voltage applications, best performance is obtained by an offset trim adjustment.

Bias Current — The bias current of models 755, 759 is the bias current of the internal FET amplifier. This parameter can be a significant source of error when processing signals in the nanoamp region. For this reason, the bias current for model 755 is 10pA, maximum, and 200pA maximum for model 759.

Reference Current $-I_{\rm REF}$ is the internally generated current source to which all input currents are compared. $I_{\rm REF}$ tolerance errors appear as a dc offset at the output. The specified value of $I_{\rm REF}$ is $\pm 3\%$ referred to the input, and, from Table I, corresponds to a dc offset of ± 12.84 mV for K = 1. This offset is independent of input signal and may be removed by injecting a current into terminal 1 or 2.

Reference Voltage $-E_{\rm REF}$ is the effective internally generated voltage to which all input voltages are compared. It is related to $I_{\rm REF}$ through the equation:

 $E_{REF} = I_{REF} \times R_{IN}$, where R_{IN} is an internal 10kΩ, precision resistor. Virtually all tolerance in E_{REF} is due to I_{REF} . Consequently, variations in I_{REF} cause a shift in E_{REF} .

Scale Factor — Scale factor is the voltage change at the output for a decade (i.e., 10:1) change at the input, when connected in the log mode. Error in scale factor is equivalent to a change in gain, or slope, and is specified in per cent of the nominal value. An external adjustment may be performed if fine trimming is desired for improved accuracy.

OPTIONAL EXTERNAL ADJUSTMENTS FOR LOG OPERATION

Trimming E_{OS} — The amplifier's offset voltage, E_{OS} , may be trimmed for improved accuracy with the models 755, 759 connected in its log circuit. To accomplish this, a $100k\Omega$, 10 turn pot is connected as shown in Figure 3. The input terminal, Pin 4, is connected to ground. Under these conditions the output voltage is:

$$e_{OUT} = -K \log_{10} E_{OS}/E_{REF}$$

755N/755P/759N/759P

To obtain an offset voltage of $100\mu V$ or less, for K = 1, the trim pot should be adjusted until the output voltage is between +3 and +4 volts for models 755N, 759N, and -3V to -4V for models 755P, 759P.

For other values of K, the trim pot should be adjusted for an output of $e_{OUT} = 3 \times K$ to $4 \times K$ where K is the scale factor.




Figure 3. Trimming EOS in Log Mode

Reference Current or Reference Voltage — The reference current or voltage of models 755, 759 may be shifted by injecting a constant current into the unused scale factor terminal (Pin 1 or Pin 2). The current injected will shift the reference one decade, in accordance with the expression: $I_I = 66\mu A \log 10\mu A/I_{REF}$ (755), $I_I = 330\mu A \log 10\mu A/I_{REF}$ (759), where $I_I = \text{current}$ to be injected and $I_{REF} = \text{the desired}$ reference current.

By changing I_{REF} , there is a corresponding change in E_{REF} since, $E_{REF} = I_{REF} \times R_{IN}$. An alternate method for rescaling E_{REF} is to connect an external R_{IN} , at the I_{IN} terminal (Pin 5) to supplant the $10k\Omega$ supplied internally (leaving it unconnected). The expression for E_{REF} is then, $E_{REF} = R_{IN} I_{REF}$. Care must be taken to choose R_{IN} such that $(e_{SIG} \max)/R_{IN} \le 1 \text{mA}$.

Scale Factor (K) Adjustment — Scale factor may be increased from its nominal value by inserting a series resistor $R_{\rm S}$ between the output terminal, Pin 3, and either terminal 1 or 2. The table below should be consulted when making these scale factor changes.

RANGE OF K	CONNECT SERIES R TO PIN	VALUE OF RS	NOTE
2/3V to 1.01V	1	R x (K - 2/3)	use pins 1, 2
1.01V to 2.02V	1	R x (K - 1)	use pin 1
>2.02V	2	R x (K - 2)	use pin 2

Table 2. Resistor Selection Chart for Shifting Scale Factor

ANTILOG OPERATION

The models 755 and 759 may be used to develop the antilog of the input voltage when connected as shown in Figure 4. The antilog transfer function (an exponential), is:

$$e_{OUT} = E_{REF} 10^{-e_{IN}/K}$$
 [-2\leq e_{IN}/K\leq 2]

Principle of Operation — The antilog element converts the voltage input, appearing at terminal 1, to a current which is proportional to the antilog of the applied voltage. The current-to-voltage conversion is then completed by the feedback resistor in a closed-loop op amp circuit.




Figure 4. Functional Block Diagram

A more complete expression for the antilog function is:

$$e_{OUT} = E_{REF} 10^{-e_{IN/K}} + E_{OS}$$

The terms K, E_{OS} , and E_{REF} are those described previously in the LOG section.

Offset Voltage (E_{OS}) Adjustment — Although offset voltage of the antilog circuit may be balanced by connecting it in the log mode, and using the technique described previously, it may be more advantageous to use the circuit of Figure 5. In this configuration, offset voltage is equal to $e_{OUT}/100$. Adjust for the desired null, using the 100k trim pot. After adjusting, turn power off, remove the external 100Ω resistor, and the jumper from Pin 1 to +15V. For 755P, 759P use the same procedure but connect Pin 1 to -15V.




Figure 5. Trimming EOS in Antilog Mode

Reference Voltage (E_REF) Adjustment — In antilog operation, the voltage reference appears as a multiplying constant. E_{REF} adjustment may be accomplished by connecting a resistor, R, from Pin 5 to Pin 3, in place of the internal $10k\Omega.$ The value of R is determined by:

$$R = E_{REF} \text{ desired/}10^{-5} \text{ A}$$

Scale Factor (K) Adjustment — The scale factor may be adjusted for all values of K greater than 2/3V by the techniques described in the log section. If a value of K less than 2/3V is desired for a given application, an external op amp would be required as shown in Figure 6. The ratio of the two resistors is approximately:

 $R1/R_G = (1/K - 1)$ where K = desired scale factor




Figure 6. Method for Adjusting K<2/3V

RMS-to-DC Converters Contents


	Page
Selection Tree	
Selection Guide	
Orientation	. 4-4
AD536A - Integrated Circuit, True RMS-to-DC Converter	4-7
AD636 - Low Level, True RMS-to-DC Converter	4-15
AD637 - High Precision, Wideband RMS-to-DC Converter	4-23
AD736 - Low Cost, Low Power, True RMS-to-DC Converter	4-31
AD737 - Low Cost, Low Power, True RMS-to-DC Converter	4-39

4



Selection Tree

Selection Tree RMS-to-DC Converters



Selection Guide RMS-to-DC Converters

Model	Conversion Accuracy mV ±%Read max	Full-Scale Range V RMS	dB Output Error dB max	Package Options ¹	Temp Range ²	Page ³	Comments
SSM-2110	0.2±0.012	7	0.5	2	C	AV	High Accuracy, Wide Dynamic Range
AD737	(0.2 ± 0.3) - (0.4 ± 0.5)	0.2		2, 3, 6	C, I	4-39	Low Cost, Low Power, Power Down
AD736	(0.3 ± 0.3) - (0.5 ± 0.5)	0.2		2, 3, 6	C, I	4-31	General Purpose, Low Cost, Low Power
AD636	(0.2 ± 0.3) - (0.5 ± 0.6)	0.2	0.2-0.5	1, 7	C	4-15	Low Power
AD637	(0.5 ± 0.2) - (1 ± 0.5)	7	0.3 (typ)	1, 3, 6	C, M	4-23	High Accuracy, Wide Bandwidth
AD536A	(2±0.2)–(5±0.5)	7	0.3-0.6	1, 3, 4, 6, 7	C, M	4–7	General Purpose

¹Package Options: 1 = Hermetic DIP, Ceramic or Metal; 2 = Plastic or Epoxy Sealed DIP; 3 = Cerdip; 4 = Ceramic Leadless Chip Carrier; 5 = Plastic Leaded Chip Carrier; 6 = Small Outline "SOIC" Package; 7 = Hermetic Metal Can; 8 = Hermetic Metal Can DIP; 9 = Ceramic Flatpack; 10 = Plastic Quad Flatpack; 11 = Single-in-Line "SIP" Package; 12 = Ceramic Leaded Chip Carrier; 13 = Nonhermetic Ceramic/ Glass DIP; 14 = J-Leaded Ceramic Package; 15 = Ceramic Pin Grid Array; 16 = TO-92; 17 = Plastic Pin Grid Array.

²Temperature Ranges: C = Commercial, 0°C to +70°C; I = Industrial, -40°C to +85°C (Some older products -25°C to +85°C); M = Military, -55°C to +125°C.

³AV = Audio/Video Reference Manual.

Boldface Type: Product recommended for new design. *New product.

Orientation RMS-to-DC Converters

RMS-to-DC converters continuously compute the instantaneous square of the input signal, average it, and take the square root of the result, to provide a dc voltage proportional to the rms of the input (and, in the case of the AD536 and AD636, an auxiliary dc voltage that is proportional to the *log* of the rms, for dB measurements).

Excellent pretrimmed performance, improvable by simple optional trims, makes these devices ideal for all types of laboratory and OEM rms instrumentation where amplitude measurements must be made with high accuracy, independently of waveshape.

An alternative to rms that has been widely used in the past, principally for measurements on sine waves, is mean absolute-deviation, or "ac average." It is performed by taking the absolute value of a signal (i.e., rectifying it) filtering it and scaling it by the ratio of rms to m.a.d. for sine waves, 1.111, so that it reads correctly (for undistorted sine waves). Unfortunately, this ratio varies widely as a function of the waveform; it will give grossly incorrect results in many cases. The table shows a few representative examples comparing rms with m.a.d.

An important application is noise measurement – for example, thermal noise, transistor noise, and switch-contact noise. True rms measurement is a technique that provides consistent theoretically valid measurements of noise amplitude (standard deviation) from different sources having different properties.

True rms devices are also useful for measuring electrical signals derived from mechanical phenomena, such as strain, stress, vibration, shock, expansion, bearing noise and acoustical noise.

The electrical signals produced by these mechanical actions are often noisy, nonperiodic, nonsinusoidal, and superimposed on dc levels, and require true rms for consistent, valid, accurate measurements. RMS converters are also useful for accurate measurements on low-repetition-rate pulse-trains having high crest factors (ratio of peak to rms), and for measurements of the energy content of SCR waveforms at differing firing angles.

The basic approach used in these converters for computing the rms is to take the absolute value, square it and divide by the fed-back output (using the logarithmic characteristics of transistor junctions), and filter the result. The resulting approximation

$$V_{RMS} = Avg. \left[\frac{{V_{in}}^2}{V_{RMS}} \right] \simeq \sqrt{Avg. (V_{in}^2)}$$

is valid if the averaging time constant is sufficiently long compared with the periods of the lowest frequency ac components of the signal.

The simplest form of averaging involves a single-pole filter using an external filtering capacitor ($C_{\rm AV}$). Increased values of capacitance for filtering will improve the accuracy for low frequency rms measurements and provide reduced ripple at the output, but at the cost of increased settling time. For fastest settling and minimum ripple, an additional stage of 2-pole filtering is useful. The additional filtering permits improvement of settling time or reduction of ripple (or both) because of substantial reduction of $C_{\rm AV}$.

WAVE		RMS	MAD	MAD		TOR			
0 V _m	SYMMETRICAL SQUARE WAVE OR DC TRIANGULAR WAVE OR SAWTOOTH GAUSSIAN NOISE CREST FACTOR IS THEORETICALLY UNLIMITED, q1 S THE FRACTION OF TIME DURING WHICH GREATER PEAKS CAN BE EXPECTED TO OCCUR		$\frac{V_m}{\sqrt{2}}$ 0.707 V_m	$\frac{2}{\pi} V_{m}$ $0.637 V_{m}$	$\frac{\pi}{2\sqrt{2}} = 1.111 \qquad \sqrt{2} =$		= 1.414		
Ţ ∨ _m			V _m	V _m	10	0.00	1 6		
V _m			I INIANGULAN WAVE		$\frac{V_m}{\sqrt{3}}$	$\frac{V_m}{2} \qquad \frac{2}{\sqrt{3}} = 1.$		55 √3 = 1.732	
2Vm			RMS	$\sqrt{\frac{2}{\pi}} \text{ RMS}$ $= 0.798 \text{ RMS}$	$\sqrt{\frac{\pi}{2}}$ 1.253	C.F. 1 2 3 3.3 3.9 4 4.4 4.9 6	q 32% 4.6% 0.37% 0.1% 0.01% 63ppm 10ppm 1ppm 2x10-9		
0 → T → V _m η: "DUTY CYCLE"	PULSE η 1 0.25 0.0625 0.0156 0.01	MARK/SPACE	$V_{m} \sqrt{\eta}$ V_{m} 0.5 V_{m} 0.25 V_{m} 0.125 V_{m}	V _m η V _m 0.25V _m 0.0625V _m 0.01156V _m	1 \(\sqrt{\eta} \)	97	1 1 2 4 8 0 0		

PERFORMANCE SPECIFICATIONS

Considerable information regarding rms-to-dc converter circuit design, performance, selection and applications is to be found in the RMS-to-DC Conversion Application Guide¹ and in the application note RMS-to-DC Converters Ease Measurement Task.² In addition, useful applications information can be found in the Nonlinear Circuits Handbook.³

The most-salient feature of a true rms-to-dc converter is that it ideally has no error due to an indirect approximation to the rms. Static errors are due only to scale-factor, linearity and offset errors; dynamic errors are due to insufficient averaging time at the low end and finite bandwidth and slewing rate at the upper end. Linearity errors affect crest factor in midband. Dynamic errors are also a function of signal amplitude, due in part to the variation of bandwidth of the "log" transistors with signal level.

Total Error, Internal Trim, a specification for quick reference, is the maximum deviation of the dc component of the output voltage from the theoretical output value over a specified range of signal amplitude and frequency. It is shown as the sum of a fixed error and a component proportional to the theoretical output (% of reading). It is specified for a sinusoidal input in a given frequency and amplitude range. The fixed error component includes all offset errors and irreducible nonlinearities; the %-of-reading component includes the linear scale-factor error.

Total Error, External Adjustment is the amount by which the output may differ from the theoretical value when the output offset and scale factor have been trimmed. Note that the fixed error-component cannot be reduced to zero, even though the output offset can be nulled at zero input. This is because of residual input offsets and inherent nonlinearities in the converter.

Total Error vs. Temperature (T_{min} to T_{max}) is the average change of %-of-full-scale error component plus the average change of percent-of-reading error component per degree Celsius, over the rated temperature range.

Frequency for 1%-of-Reading Error is the minimum value of frequency (at the high end) at which the error increases from the midband value by 1% of reading. It is a function of peak-to-peak input amplitude.

Frequency for -3dB Reading Error is the minimum value of frequency (at the high end) at which the error may equal -30% of reading. It is a function of amplitude.

Crest Factor (to a property of the signal) is the ratio of peak signal voltage to the ideal value of rms; the specified value of crest factor is that for which the error is maintained within specified limits at a given rms level for a worst-case – rectangular pulse – input signal.

Averaging Time Constant and External Capacitor: The time constant of the internal averaging filter, and the increase of time constant per μF of added external capacitance (C_{AV}).

Input: The voltage range over which specified operation is obtained, the maximum voltage for which the unit operates, the maximum safe input voltage, and the effective input resistance.

Output: The maximum output range for rated performance, the minimum current guaranteed available at full-scale output voltage, and the source resistance of the output circuit.

Power Supply: Power-supply range for specified performance, power-supply range for operation and quiescent current drain.

Temperature Range: The range of temperature variation for operation within specifications. Temperature coefficients are determined by three-point measurements ($T_H - 25^{\circ}C$), ($25^{\circ}C - T_L$), when measured.

³Nonlinear Circuits Handbook, Analog Devices, Inc., 1974, 1976, 536 pages, edited by D.H. Sheingold. (\$5.95).

¹RMS-to-DC Conversion Application Guide 2nd Edition, by C. Kitchin and L. Counts (1986-61 pages). Available free from Analog Devices.
²RMS-to-DC Converters Ease Measurements Tasks, Application Note E1519-18-4/91, Analog Devices, Inc. 1991, 12 pages available free from Analog Devices.

PERMITOR MANGE SPECIFICATIONS

Considerable Information regarding rms-to-de convertor circuit design, performance, selection and applications is to be found in the RMS-so-DC Consertion Application Coids¹ and in the application none RMS-so-DC Conserters Here Municement Task. In addition, useful applications information can be found in the Nonlasson Circuit Hundbook.³

The most-relient feature of a true reas-to-de convertes is that it deally has no error due to an indirect appreciacation to the runs, featic errors are due only to scale-factor, incentity and office arrors, dynamic errors are due to insufficient averaging time at the low end and finite bandwidth and elewing rate at the upper and. Linearity errors affect erest factor in midband. Dynamic errors are also a function of signal amplitude, due in part to the arrives of bandwidth of the "log" transisons with signal level.

Total liner, instead Trita, a specification for quick reference, is the maximum deviation of the de component of the output value ever a specified range voltage from the hearteited output value over a specified range of signal amplitude and frequency. It is shown as the sum of a fixed ecrot and a component proportional to the theoretical output (% of reading). It is specified for a sinusoidal input in a given frequency and supfitude range. The fixed error component includes refree errors and irreducible rordinarities; if w %-of-reading component includes the linear scale-factor error.

Total Breat, Historical Adjustment is the amount by which the output may differ from the tisonetical value when the output offset and scale factor have been triument. Note that the fixed error component cannot be reduced to zero, even though the output offset can be sulted at zero input. This is because of residual input offsets and inherent nonlinearities in the converter.

Total Brow en. Temperature $(T_{\rm rest} \approx T_{\rm rest})$ is the average closurge of %-of-full-scale error component plus the average change of percent-of-reading error component per degree Celsius, over the rated temperature range.

Fragmency for 1%-of-Roading Error in the minimum value of frequency (at the high end) at which the error increases from the midband value by 1% of reading. It is a function of peak-to-peak input amplitude.

Frequency for -34B Reading Brow is the minimum value of forquency (at the high end) at which the error may equal -30% of ording, it is a finester of amplitude.

Crox Factor (to a property of the signal) is the ratio of peak signal voltage to the ideal value of rms; the specified value of cross factor is that for which the error is maintained within specified limits at a given rms level for a worst-case - rectangular pulse - input signal.

Averaging Fins Constant and External Copacitor: The titus constant of the internal averaging filter, and the increase of fins constant per μF of added external expanitance (C_{AV}) .

faged. The voltage range over which spacified operation is obtained, the meximum voltage for which the east operates, the meximum rafe input voltage, and the effective toput resistance.

Craped, The maxingum output range for rated performance, the missionen correit guaranteed available at full-scale output voltage, and the source resistance of the output circuit.

Power Supply: Power-supply range for specified performance, sower-supply range for operation and quiescent current drain.

Temperature variation for types of temperature variation for opensides within specifications. Temperature coefficients are determixed by three-point necessirements ($\Gamma_{H} = 25\%$), ($25\% - \Gamma_{L}$), when measured.

> KRE-Ro-DC Couronion Application Guide and Kultine, by C. Kincine and L. Count (1966-61 pages). Available free frees Analog Daviess. EMS-to-DC Converters flare Afrancements Units, Application Note EISIS-18-481, Analog Davious, Inc., 1981, 12 pages available face from Analog Fartices.

Veninear Circuits Readbook, Ambog Devices, inc., 1974, 1976 395 passes, edited by D.H. Shringuid. (\$5.95).



Integrated Circuit True RMS-to-DC Converter

AD536A

FEATURES

True RMS-to-DC Conversion
Laser-Trimmed to High Accuracy
0.2% max Error (AD536AK)
0.5% max Error (AD536AJ)
Wide Response Capability:
Computes RMS of AC and DC Signals
450kHz Bandwidth: V_{rms} > 100mV
2MHz Bandwidth: V_{rms} > 1V
Signal Crest Factor of 7 for 1% Error
dB Output with 60dB Range
Low Power: 1.2mA Quiescent Current
Single or Dual Supply Operation
Monolithic Integrated Circuit
-55°C to +125°C Operation (AD536AS)

PRODUCT DESCRIPTION

The AD536A is a complete monolithic integrated circuit which performs true rms-to-dc conversion. It offers performance which is comparable or superior to that of hybrid or modular units costing much more. The AD536A directly computes the true rms value of any complex input waveform containing ac and dc components. It has a crest factor compensation scheme which allows measurements with 1% error at crest factors up to 7. The wide bandwidth of the device extends the measurement capability to 300kHz with 3dB error for signal levels above 100mV.


An important feature of the AD536A not previously available in rms converters is an auxiliary dB output. The logarithm of the rms output signal is brought out to a separate pin to allow the dB conversion, with a useful dynamic range of 60 dB. Using an externally supplied reference current, the 0dB level can be conveniently set by the user to correspond to any input level from 0.1 to 2 volts rms.

The AD536A is laser trimmed at the wafer level for input and output offset, positive and negative waveform symmetry (dc reversal error), and full-scale accuracy at 7V rms. As a result, no external trims are required to achieve the rated accuracy of the unit.

There is full protection for both inputs and outputs. The input circuitry can take overload voltages well beyond the supply levels. Loss of supply voltage with inputs connected will not cause unit failure. The output is short-circuit protected.

The AD536A is available in two accuracy grades (J, K) for commercial temperature range (0 to $+70^{\circ}\text{C}$) applications, and one grade (S) rated for the -55°C to $+125^{\circ}\text{C}$ extended range. The AD536AK offers a maximum total error of $\pm 2\text{mV} \pm 0.2\%$ of reading, and the AD536AJ and AD536AS have maximum errors of $\pm 5\text{mV} \pm 0.5\%$ of reading. All three versions are available in either a hermetically sealed 14-pin DIP or 10-pin TO-100 metal can. The AD536AS is also available in a 20-pin hermetically sealed ceramic leadless chip carrier.

PIN CONFIGURATIONS AND FUNCTIONAL BLOCK DIAGRAMS



PRODUCT HIGHLIGHTS

- The AD536A computes the true root-mean-square level of a complex ac (or ac plus dc) input signal and gives an equivalent dc output level. The true rms value of a waveform is a more useful quantity than the average rectified value since it relates directly to the power of the signal. The rms value of a statistical signal also relates to its standard deviation.
- The crest factor of a waveform is the ratio of the peak signal swing to the rms value. The crest factor compensation scheme of the AD536A allows measurement of highly complex signals with wide dynamic range.
- The only external component required to perform measurements to the fully specified accuracy is the capacitor which sets the averaging period. The value of this capacitor determines the low frequency ac accuracy, ripple level and settling time.
- 4. The AD536A will operate equally well from split supplies or a single supply with total supply levels from 5 to 36 volts. The one milliampere quiescent supply current makes the device well-suited for a wide variety of remote controllers and battery powered instruments.
- The AD536A directly replaces the AD536 and provides improved bandwidth and temperature drift specifications.

AD536A—SPECIFICATIONS (@ +25°C, and ±15V dc unless otherwise noted.)

Model	AD536AJ Min Typ Max	AD536AK Min Typ Max	AD536AS Min Typ Max	Units
TRANSFER FUNCTION	$V_{OUT} = \sqrt{avg.(V_{IN})^2}$	$V_{OUT} = \sqrt{avg.(V_{IN})^2}$	$V_{OUT} = \sqrt{avg.(V_{IN})^2}$	
CONVERSION ACCURACY Total Error, Internal Trim ¹ (Figure 1) vs. Temperature, T _{min} to +70°C +70°C to +125°C	±5±0.5 ±0.1±0.01	±2±0.2 ±0.05±0.005	±5±0.5 ±0.1±0.005 ±0.3±0.005	mV ± % of Reading mV ± % of Reading/°C mV ± % of Reading/°C
vs. Supply Voltage dc Reversal Error	±0.1 ±0.01 ±0.2	±0.1 ±0.01 ±0.1	±0.1 ±0.01 ±0.2	mV ±% of Reading/V ±% of Reading
Total Error, External Trim ¹ (Figure 2) ERROR VS. CREST FACTOR ²	±3 ±0.3	± 2 ± 0.1	±3 ±0.3	mV ± % of Reading
Crest Factor 1 to 2 Crest Factor = 3 Crest Factor = 7	Specified Accuracy - 0.1 - 1.0	Specified Accuracy - 0.1 - 1.0	Specified Accuracy -0.1 -1.0	% of Reading % of Reading
FREQUENCY RESPONSE ³ Bandwidth for 1% additional error (0.09dB $V_{1N} = 10mV$ $V_{1N} = 10mV$ $V_{1N} = 1V$ $\pm 3dB$ Bandwidth $V_{1N} = 10mV$ $V_{1N} = 100mV$ $V_{1N} = 100mV$	90 450 450	5 45 120 90 450	5 45 120 90 450	kHz kHz kHz kHz kHz
V _{IN} = IV	2.3	2.3	2.3 / 1 < por V : 111	MHz
AVERAGING TIME CONSTANT (Figure	5) 25	25	noted 25 rol V to norm	ms/μFCAV
INPUT CHARACTERISTICS Signal Range, ± 15V Supplies Continuous rms Level Peak Transient Input Continuous rms Level, ± 5V Supplies Peak Transient Input, ± 5V Supplies Maximum Continuous Nondestructive Input Level (All Supply Voltages) Input Resistance Input Offset Voltage	0 to 7 ± 20 0 to 2 ± 7 ± 25 13.33 16.67 20 0.8 ± 2	0 to 7 ± 20 0 to 2 ± 7 ± 25 0.5 ± 1	0 to 7 ±20 0 to 2 ±7 13.33 16.67 20 0.8 ±2	V rms V peak V peak kΩ mV
OUTPUT CHARACTERISTICS			HOLES	PROPER DESCR
Offset Voltage, V _{IN} = COM (Figure 1) vs. Temperature vs. Supply Voltage Voltage Swing, ± 15V Supplies ±5V Supply	±1 ±2 ±0.1 ±0.1 0 to +11 +12.5 0 to +2	±0.5 ±1 ±0.1 ±0.1 ±0.1 0 to +11 +12.5 0 to +2	±2 ±0.2 0 to +11 +12.5 0 to +2	mV mV/C mV/V and an addition of V V
dB OUTPUT (Figure 13) Error, V _{IN} 7mV to 7V rms, 0dB = 1V rms Scale Factor Scale Factor TC (Uncompensated, see Fig- ure 1 for Temperature Compensation)	-0.033	±0.2 b ±0.3 grit -3 dottw small -0.033 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	±0.5 ±0.6 -3 -0.033	dB mV/dB
I _{REF} for 0dB = 1V rms I _{REF} Range	5 20 80 1 100	+0.33 5 20 80 1 100	+ 0.33 5 20 80 1 100	% of Reading/°C μΑ μΑ
I _{OUT} TERMINAL I _{OUT} Scale Factor I _{OUT} Scale Factor Tolerance Output Resistance Voltage Compliance	40 ± 10 ± 20 25 30 - V _S to (+V _S - 2.5V)	40 ±10 ±20 25 30 - V _S to (+V _S -2.5)	40 ±10 ±20 25 30 - V _S to (+V _S - 2.5V)	μΑ/Vrms (Δ)
BUFFER AMPLIFIER Input and Output Voltage Range	V _S to(+V _S) Immoo AoEcci A	2-V _S to(+V _S =100 3d 180 15	-V _S to(+V _S	us conversion, wantextendly supplied ve
Input Offset Voltage, R _S = 25k Input Bias Current Input Resistance Output Current	±0.5 ±4 20 60 10 ⁸ (+5mA, -130µA)	±0.5 ±4 20 60 (+5mA,	-2.5V) ±0.5 ±4 20 60 10 ⁸ (+5mA,	venterally set by Vm I 0.1 to 2 volts ran An The Albhon is lesser
Short Circuit Current Output Resistance Small Signal Bandwidth Slew Rate ⁴	-130μA) 20 oct 1 0.5 2 μπ 1 1 μπ 1	20 0.5 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1	-130μA) 20 0.5	mA of total alique Ω MHz na (total alique V/μs na rates alique
POWER SUPPLY Voltage Rated Performance Dual Supply Single Supply Quiescent Current	±3.0 ±18 +36	±15 ±3.0 +5 +36	±15 ±3.0 ±18 +5 +36	umt. v There is full protovice circuity can take over
Total V _S , 5V to 36V, T _{min} to T _{max} TEMPERATURE RANGE	0 6 beilione eller +70 or 2	Self & 1.2 sour 2 tour Him	1,2	mA
Rated Performance		0 +70	-55 +125	unit failure, The (3°E)
NUMBER OF TRANSISTORS	311 1 100 65 1 3 11 2 2 3 3 VII 3 N	65	65	at the second of the second

NOTES
Accuracy is specified for 0 to 7V rms, do or 1kHz sinewave input with the AD536A connected as in the figure referenced.

Error vs. crest factor is specified as an additional error for 1V rms rectangular pulse input, pulse width = 200µs.

Flaput voltages are expressed in volts rms, and error is perent of reading.

With 2c external pulldown resistor.

Specifications subject to change without notice.

Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All
min and max specifications are guaranteed, although only those shown in
boldface are tested on all production units.

ABSOLUTE MAXIMUM RATINGS1

Supply Voltage	(Pin 2 on the
Dual Supply	±18V
Single Supply	+36V
Internal Power Dissipation ²	500mW
Maximum Input Voltage	. ±25V Peak
Buffer Maximum Input Voltage	$\pm V_s$
Maximum Input Voltage	. ±25V Peak
Storage Temperature Range55	°C to +150°C
Operating Temperature Range	
AD536AJ/K	. 0 to +70°C
AD536AS	°C to +125°C
Lead Temperature Range	

NOTES


Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

²10-Pin Header: $\theta_{JA} = 150^{\circ}\text{C/W}$ 20-Pin LCC: $\theta_{JA} = 95^{\circ}\text{C/W}$

14-Pin Size Brazed Ceramic DIP: $\theta_{IA} = 95^{\circ}\text{C/W}$

CHIP DIMENSIONS AND PAD LAYOUT

Dimensions shown in inches and (mm).



AD NUMBERS CORRESPOND TO PIN NUMBERS FOR THE TO-116 14-PIN CERAMIC DIP PACKAGE

NOTE
*BOTH PADS SHOWN MUST BE CONNECTED TO V_{IN}.
THE AD536A IS AVAILABLE IN LASER TRIMMED CHIP FORM

ORDERING GUIDE


Model ¹	Temperature Range	Package Description	Package Option ²
AD536AJD	0°C to +70°C	Side Brazed Ceramic DIP	D-14
AD536AKD	0°C to +70°C	Side Brazed Ceramic DIP	D-14
AD536AJH	0°C to +70°C	Header	H-10A
AD536AKH	0°C to +70°C	Header	H-10A
AD536AJQ	0°C to +70°C	Cerdip	0-14
AD536AKQ	0°C to +70°C	Cerdip	Q-14
AD536ASD	-55°C to +125°C	Side Brazed Ceramic DIP	D-14
AD536ASD/883B	-55°C to +125°C	Side Brazed Ceramic DIP	D-14
AD536ASE	-55°C to +125°C	LCC	E-20A
AD536ASE/883B	-55°C to +125°C	LCC	E-20A
AD536ASH	-55°C to +125°C	Header	H-10A
AD536ASH/883B	-55°C to +125°C	Header	H-10A

NOTES

1"S" grade chips are available tested at +25°C and +125°C. "J" grade chips are also available.
²For outline information see Package Information section.

STANDARD CONNECTION

The AD536A is simple to connect for the majority of high accuracy rms measurements, requiring only an external capacitor to set the averaging time constant. The standard connection is shown in Figure 1. In this configuration, the AD536A will measure the rms of the ac and dc level present at the input, but will show an error for low frequency inputs as a function of the filter capacitor, $C_{\rm AV}$, as shown in Figure 5. Thus, if a 4µF capacitor is used, the additional average error at 10Hz will be 0.1%; at 3Hz it will be 1%. The accuracy at higher frequencies will be according to specification. If it is desired to reject the dc input, a capacitor is added in series with the input, as shown in Figure 3, the capacitor must be nonpolar. If the AD536A is driven with power supplies with a considerable amount of high frequency ripple, it is advisable to bypass both supplies to ground with $0.1\mu{\rm F}$ ceramic discs as near the device as possible.






Figure 1. Standard RMS Connection

The input and output signal ranges are a function of the supply voltages; these ranges are shown in Figure 14. The AD536A can also be used in an unbuffered voltage output mode by disconnecting the input to the buffer. The output then appears unbuffered across the 25k resistor. The buffer amplifier can then be used for other purposes. Further the AD536A can be used in a current output mode by disconnecting the 25k resistor from ground. The output current is available at Pin 8 (Pin 10 on the "H" package) with a nominal scale of $40\mu A$ per volt rms input positive out.

OPTIONAL EXTERNAL TRIMS FOR HIGH ACCURACY

If it is desired to improve the accuracy of the AD536A, the external trims shown in Figure 2 can be added. $R_{\rm 4}$ is used to trim the offset. Note that the offset trim circuit adds 365 Ω in series with the internal $25k\Omega$ resistor. This will cause a 1.5% increase in scale factor, which is trimmed out by using $R_{\rm 1}$ as shown. Range of scale factor adjustment is $\pm 1.5\%$.

The trimming procedure is as follows:

- Ground the input signal, V_{IN}, and adjust R4 to give zero volts output from Pin 6. Alternatively, R₄ can be adjusted to give the correct output with the lowest expected value of V_{IN}.
- 2. Connect the desired full scale input level to $V_{\rm IN}$, either dc or a calibrated ac signal (1kHz is the optimum frequency); then trim R_1 to give the correct output from Pin 6, i.e., 1.000V dc input should give 1.000V dc output. Of course, a ± 1.000 V peak-to-peak sine wave should give a 0.707V dc output. The remaining errors, as given in the specifications, are due to the nonlinearity.

The major advantage of external trimming is to optimize device performance for a reduced signal range; the AD536A is internally trimmed for a 7V rms full-scale range.




Figure 2. Optional External Gain and Output Offset Trims

SINGLE SUPPLY CONNECTION

The applications in Figures 1 and 2 require the use of approximately symmetrical dual supplies. The AD536A can also be used with only a single positive supply down to +5 volts, as shown in Figure 3. The major limitation of this connection is that only ac signals can be measured since the differential input stage must be biased off ground for proper operation. This biasing is done at Pin 10; thus it is critical that no extraneous signals be coupled into this point. Biasing can be accomplished by using a resistive divider between $+V_S$ and ground. The values of the resistors can be increased in the interest of lowered power

consumption, since only 5 μA of current flows into Pin 10 (Pin 2 on the "H" package). AC input coupling requires only capacitor C_2 as shown; a dc return is not necessary as it is provided internally. C_2 is selected for the proper low frequency break point with the input resistance of 16.7k Ω ; for a cut-off at 10Hz, C_2 should be $1\mu F$. The signal ranges in this connection are slightly more restricted than in the dual supply connection. The input and output signal ranges are shown in Figure 14. The load resistor, R_1 , is necessary to provide output sink current.




Figure 3. Single Supply Connection

CHOOSING THE AVERAGING TIME CONSTANT

The AD536A will compute the rms of both ac and dc signals. If the input is a slowly varying dc signal, the output of the AD536A will track the input exactly. At higher frequencies, the average output of the AD536A will approach the rms value of the input signal. The actual output of the AD536A will differ from the ideal output by a dc (or average) error and some amount of ripple, as demonstrated in Figure 4.




Figure 4. Typical Output Waveform for Sinusoidal Input

The dc error is dependent on the input signal frequency and the value of $C_{\rm AV}$. Figure 5 can be used to determine the minimum value of $C_{\rm AV}$ which will yield a given percent dc error above a given frequency using the standard rms connection.

The ac component of the output signal is the ripple. There are two ways to reduce the ripple. The first method involves using a large value of $C_{\rm AV}$. Since the ripple is inversely proportional to $C_{\rm AV}$, a tenfold increase in this capacitance will effect a tenfold reduction in ripple. When measuring waveforms with high crest factors, (such as low duty cycle pulse trains), the averaging time constant should be at least ten times the signal period. For example, a 100Hz pulse rate requires a 100ms time constant, which corresponds to a $4\mu F$ capacitor (time constant = 25ms per μF).

The primary disadvantage in using a large $C_{\rm AV}$ to remove ripple is that the settling time for a step change in input level is increased proportionately. Figure 5 shows that the relationship between $C_{\rm AV}$ and 1% settling time is 115 milliseconds for each microfarad of $C_{\rm AV}$. The settling time is twice as great for decreasing signals as for increasing signals (the values in Figure 5 are for decreasing signals). Settling time also increases for low signal levels, as shown in Figure 6.




Figure 5. Error/Settling Time Graph for Use with the Standard RMS Connection in Figure 1




Figure 6. Settling Time vs. Input Level

A better method for reducing output ripple is the use of a "post-filter." Figure 7 shows a suggested circuit. If a single-pole filter is used (C_3 removed, R_X shorted), and C_2 is approximately twice the value of C_{AV} , the ripple is reduced as shown in Figure 8 and settling time is increased. For example, with $C_{AV} = 1 \mu F$ and $C_2 = 2.2 \mu F$, the ripple for a 60Hz input is reduced from 10% of reading to approximately 0.3% of reading. The settling time, however, is increased by approximately a factor of 3. The values of C_{AV} and C_2 can therefore be reduced to permit faster settling times while still providing substantial ripple reduction.

The two-pole post-filter uses an active filter stage to provide even greater ripple reduction without substantially increasing the settling times over a circuit with a one-pole filter. The values of $C_{\rm AV}, C_2$, and C_3 can then be reduced to allow extremely fast settling times for a constant amount of ripple. Caution should be exercised in choosing the value of $C_{\rm AV}$, since the dc error is dependent upon this value and is independent of the post filter.

For a more detailed explanation of these topics refer to the RMS to DC Conversion Application Guide 2nd Edition, available from Analog Devices.




Figure 7. 2-Pole "Post" Filter




Figure 8. Performance Features of Various Filter Types

AD536A PRINCIPLE OF OPERATION

The AD536A embodies an implicit solution of the rms equation that overcomes the dynamic range as well as other limitations inherent in a straight-forward computation of rms. The actual computation performed by the AD536A follows the equation:

$$V_{rms} = Avg. \left[\frac{V_{IN}^2}{V_{rms}} \right]$$

Figure 9 is a simplified schematic of the AD536A; it is subdivided into four major sections: absolute value circuit (active rectifier), squarer/divider, current mirror, and buffer amplifier. The input voltage, $V_{\rm IN}$, which can be ac or dc, is converted to a unipolar current I_1 , by the active rectifier A_1 , A_2 . I_1 drives one input of the squarer/divider, which has the transfer function:

$$I_4 = I_1^2/I_3$$

The output current, I_4 , of the squarer/divider drives the current mirror through a low pass filter formed by R_1 and the externally connected capacitor, C_{AV} . If the R_1 , C_{AV} time constant is much greater than the longest period of the input signal, then I_4 is effectively averaged. The current mirror returns a current I_3 , which equals Avg. $[I_4]$, back to the squarer/divider to complete the implicit rms computation. Thus:

$$I_4 = Avg. [I_1^2/I_4] = I_1 rms$$

The current mirror also produces the output current, $I_{\rm OUT}$, which equals $2I_4$. $I_{\rm OUT}$ can be used directly or converted to a voltage with R_2 and buffered by A_4 to provide a low impedance voltage output. The transfer function of the AD536A thus results:

$$V_{OUT} = 2R_2 I_{rms} = V_{IN rms}$$

The dB output is derived from the emitter of Q3, since the voltage at this point is proportional to $-\log V_{\rm IN}$. Emitter follower, Q_5 , buffers and level shifts this voltage, so that the dB output voltage is zero when the externally supplied emitter current $(I_{\rm REF})$ to Q_5 approximates I_3 .




Figure 9. Simplified Schematic

CONNECTIONS FOR dB OPERATION

A powerful feature added to the AD536A is the logarithmic or decibel output. The internal circuit computing dB works accurately over a 60dB range. The connections for dB measurements are shown in Figure 10. The user selects the 0dB level by adjusting R₁ for the proper 0dB reference current (which is set to exactly cancel the log output current from the squarer-divider at the desired 0dB point). The external op amp is used to provide a more convenient scale and to allow compensation of the +0.33%/°C scale factor drift of the dB output pin. The special T.C. resistor, R2, is available from Tel Labs in Londonderry, N.H. (Model Q-81) or from Precision Resistor Inc., Hillside, N.J. (model PT146). The averaged temperature coefficients of resistors R₂ and R₃ develop the +3300ppm needed to reverse compensate the dB output. The linear rms output is available at Pin 8 on DIP or Pin 10 on header device with an output impedance of $25k\Omega$; thus some applications may require an additional buffer amplifier if this output is desired.

dB Calibration:

- 1. Set $V_{IN} = 1.00V \text{ dc or } 1.00V \text{ rms}$
- 2. Adjust R_1 for dB out = 0.00V
- 3. Set $V_{IN} = +0.1V \text{ dc or } 0.10V \text{ rms}$
- 4. Adjust R_5 for dB out = -2.00V

Any other desired 0dB reference level can be used by setting $V_{\rm IN}$ and adjusting R_1 accordingly. Note that adjusting R_5 for the proper gain automatically gives the correct temperature compensation.




Figure 10. dB Connection

4

FREQUENCY RESPONSE

The AD536A utilizes a logarithmic circuit in performing the implicit rms computation. As with any log circuit, bandwidth is proportional to signal level. The solid lines in the graph below represent the frequency response of the AD536A at input levels from 10 millivolts to 7 volts rms. The dashed lines indicate the upper frequency limits for 1%, 10%, and 3dB of reading additional error. For example, note that a 1 volt rms signal will produce less than 1% of reading additional error up to 120kHz. A 10 millivolt signal can be measured with 1% of reading additional error $(100\mu V)$ up to only 5kHz.




Figure 11. High Frequency Response

AC MEASUREMENT ACCURACY AND CREST FACTOR

Crest factor is often overlooked in determining the accuracy of an ac measurement. Crest factor is defined as the ratio of the peak signal amplitude to the rms value of the signal (C.F. = V_p /Vrms). Most common waveforms, such as sine and triangle waves, have relatively low crest factors (<2). Waveforms which resemble low duty cycle pulse trains, such as those occurring in switching power supplies and SCR circuits, have high crest factors. For example, a rectangular pulse train with a 1% duty cycle has a crest factor of 10 (C.F. = $1/\sqrt{\eta}$).

Figure 12 is a curve of reading error for the AD536A for a 1 volt rms input signal with crest factors from 1 to 11. A rectangular pulse train (pulse width $100\mu s$) was used for this test since it is the worst-case waveform for rms measurement (all the energy is contained in the peaks). The duty cycle and peak amplitude were varied to produce crest factors from 1 to 11 while maintaining a constant 1 volt rms input amplitude.




Figure 12. Error vs. Crest Factor





Figure 13. AD536A Error vs. Pulse Width Rectangular Pulse







Figure 14. AD536A Input and Output Voltage Ranges vs. Supply

The ADS36A unitzes a logarithmic circuit in performing the implicit rms computation. As with any log circuit, bandwidth is proportional to signal level. The solid lines in the graph below represent the frequency response of the ADS36A as input levels from 10 millivolts to 7 voits rms. The dashed lines indicate the upper frequency fimits for 1%, 10%, and 3dib of reating additional error. For example, note that a 1 voit rms signal will produce less than 1% of reating additional error up to 120kHz. A functions signal can be accessived with 1% of reating additional error (100pV) up to only 5kHz.



Floure 11. High Frequency Response

AC MEASUREMENT ACCURACY AND CREST VACTOR.

Grest factor is often overlooked in determining the accuracy of an ac measurement. Crest factor is defined as the ratio of the peak signal amplitude to the rms value of the signal (C.F. = V,Vrms). Most common wavelorms, such as one and triangle resemble low duty cycle pulse trains, such as those occurring in writching power supplies and SCR circuits, have high crest factors for example, a tertangular pulse train with a 1% duty cycle pulse trains.

Figure 12 is a curve of reading error for the ADS36A for a 1 your rms input signal with crest factors from 1 to 11. A rectangular pulse train (pales wouth 100µs) was used for this test since it is the worst-case waveform for rms measurement (all the curricy is commined in the penics). The entry cycle and poek amplitude were varied to produce creat factors from 1 to 11 while maintaining a constant 1 volt rms input tanglitude.





Figure 12. Error vs. Crest Factor



-gure 13. AD536A Errar vs. Pulse Width Rectangular ²ulse






Figure 14. AD536A Input and Output foltage Ranges vs. Supply

4

FEATURES
True rms-to-dc Conversion
200mV Full Scale
Laser-Trimmed to High Accuracy
0.5% max Error (AD636K)
1.0% max Error (AD636J)
Wide Response Capability:
Computes rms of ac and dc Signals
1MHz -3dB Bandwidth: V_{rms}>100mV
Signal Crest Factor of 6 for 0.5% Error
dB Output with 50dB Range
Low Power: 800µA Quiescent Current
Single or Dual Supply Operation
Monolithic Integrated Circuit
Low Cost

PRODUCT DESCRIPTION

Available in Chip Form

The AD636 is a low power monolithic IC which performs true rms-to-dc conversion on low level signals. It offers performance which is comparable or superior to that of hybrid and modular converters costing much more. The AD636 is specified for a signal range of 0 to 200 millivolts rms. Crest factors up to 6 can be accommodated with less than 0.5% additional error, allowing accurate measurement of complex input waveforms.


The low power supply current requirement of the AD636, typically 800μ A, allows it to be used in battery-powered portable instruments. A wide range of power supplies can be used, from $\pm 2.5 \text{V}$ to $\pm 16.5 \text{V}$ or a single +5 V to $\pm 24 \text{V}$ supply. The input and output terminals are fully protected; the input signal can exceed the power supply with no damage to the device (allowing the presence of input signals in the absence of supply voltage) and the output buffer amplifier is short-circuit protected.


The AD636 includes an auxiliary dB output. This signal is derived from an internal circuit point which represents the logarithm of the rms output. The 0dB reference level is set by an externally supplied current and can be selected by the user to correspond to any input level from 0dBm (774.6mV) to -20dBm (77.46mV). Frequency response ranges from 1.2MHz at a 0dBm level to over 10kHz at -50dBm.

The AD636 is designed for ease of use. The device is factorytrimmed at the wafer level for input and output offset, positive and negative waveform symmetry (dc reversal error), and full scale accuracy at 200mV rms. Thus no external trims are required to achieve full rated accuracy.

AD636 is available in two accuracy grades; the AD636J total error of ±0.5mV ±0.06% of reading, and the AD636K

PIN CONNECTIONS & FUNCTIONAL BLOCK DIAGRAM





is accurate within $\pm 0.2 \text{mV}$ to $\pm 0.03\%$ of reading. Both versions are specified for the 0 to $+70^{\circ}\text{C}$ temperature range, and are offered in either a hermetically sealed 14-pin DIP or a 10-pin TO-100 metal can. Chips are also available.

PRODUCT HIGHLIGHTS

- The AD636 computes the true root-mean-square of a complex ac (or ac plus dc) input signal and gives an equivalent dc output level. The true rms value of a waveform is a more useful quantity than the average rectified value since it is a measure of the power in the signal. The rms value of an ac-coupled signal is also its standard deviation.
- 2. The 200 millivolt full scale range of the AD636 is compatible with many popular display-oriented analog-to-digital converters. The low power supply current requirement permits use in battery-powered hand-held instruments.
- The only external component required to perform measurements to the fully specified accuracy is the averaging capacitor. The value of this capacitor can be selected for the desired trade-off of low frequency accuracy, ripple, and settling time.
- 4. The on-chip buffer amplifier can be used to buffer either the input or the output. Used as an input buffer, it provides accurate performance from standard 10MΩ input attenuators. As an output buffer, it can supply up to 5 milliamps of output current.
- 5. The AD636 will operate over a wide range of power supply voltages, including single +5V to +24V or split ±2.5V to ±16.5V sources. A standard 9V battery will provide several hundred hours of continuous operation.

AD636 — SPECIFICATIONS (@ $+25^{\circ}$ C, and $+V_s = +3V$, $-V_s = -5V$ unless otherwise noted)

Model	AD636J Min Typ Max	AD636K Min Typ Max	Units
TRANSFER FUNCTION	$V_{OUT} = \sqrt{avg.(V_{IN})^2}$	$V_{OUT} = \sqrt{avg.(V_{IN})^2}$	re was the market
CONVERSION ACCURACY Total Error, Internal Trim ^{1, 2} vs. Temperature, 0 to +70°C vs. Supply Voltage dc Reversal Error at 200mV Total Error, External Trim ¹	±0.5 ±1.0 ±0.1 ±0.01 ±0.1 ±0.01 ±0.2 ±0.3 ±0.3	±0.2±0.5 ±0.1±0.005 ±0.1±0.01 ±0.1 ±0.1	mV ± % of Reading mV ± % of Reading/°C mV ± % of Reading/V % of Reading mV ± % of Reading
ERROR VS. CREST FACTOR ³ Crest Factor 1 to 2 Crest Factor = 3 Crest Factor = 6	Specified Accuracy -0.2 -0.5	Specified Accuracy -0.2 -0.5	% of Reading % of Reading
AVERAGING TIME CONSTANT	25	25	ms/µFCAV
INPUT CHARACTERISTICS Signal Range, All Supplies Continuous rms Level Peak Transient Inputs + 3V, - 5V Supply ± 2.5V Supply ± 5V Supply Maximum Continuous Non-Destructive Input Level (All Supply Voltages)	2.8 ±2.8 ±2.0 ±5.0 ±5.0	0 to 200 ±2.8 ±2.0 ±5.0 ±12 5.33 6.67 8	mVrms Vpk Vpk Vpk Vpk Vpk
Input Resistance Input Offset Voltage	5.33 6.67 8 ±0.5	5.33 6.67 8 ±0.2	mV 4 gid3 ni eldelinyA
$\begin{split} FREQUENCYRESPONSE^{2,4} \\ Bandwidth for 1% additional error (0.09d) \\ V_{IN} &= 10mV \\ V_{IN} &= 100mV \\ V_{IN} &= 200mV \\ &\pm 3dBBandwidth \\ V_{IN} &= 10mV \\ V_{IN} &= 100mV \\ V_{IN} &= 100mV \\ V_{IN} &= 200mV \end{split}$	18) 14	nonolithic IC white 00 certoms used the signals. It of 081 performs used and appearance to that of hybrid and much more. The 000 of is specified to 200 milivolts mr 2.1 exert factors.	kHz kHz kHz kHz kHz MHz
OUTPUT CHARACTERISTICS ² Offset Voltage, V _{IN} = COM vs. Temperature vs. Supply Voltage Swing + 3V, -5V Supply ± 5V to ± 16.5V Supply Output Impedance	±0.5 ±10 ±0.1 0.3 0 to +1.0 0.3 0 to +1.0 8 10 12	± 10 ± 0.1 0.3 0 to +1.0 0.3 0 to +1.0 8 10 12	mV μV/°C mV/V V v kΩ mV kΩ
$\label{eq:dbound} \begin{array}{l} dBOUTPUT \\ Error, V_{IN} = 7mVto300mVrms \\ ScaleFactor \\ ScaleFactorTemperatureCoefficient \\ I_{REF}for0dB = 0.1Vrms \\ I_{REF}Range \end{array}$	$\begin{array}{ccc} \pm 0.3 & \pm 0.5 \\ -3.0 & \\ +0.33 & \\ -0.033 & \\ 2 & 4 & 8 \\ 1 & 50 & \\ \end{array}$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	dB mV/dB % of Reading/°C dB/°C μΑ μΑ
IOUT TERMINAL IOUT Scale Factor IOUT Scale Factor Tolerance Output Resistance Voltage Compliance	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	100 -20 ±10 +20 8 10 12 -V _S to(+V _S -2V)	μΑ/V rms % kΩ
Input and Output Voltage Range Input Offset Voltage, R _S = 10k Input Bias Current Input Resistance Output Current Short Circuit Current Small Signal Bandwidth Slew Rate ⁵	± 0.8 ± 2	$ \begin{array}{llllllllllllllllllllllllllllllllllll$	V mps a bood A si mV nA
POWER SUPPLY Voltage, Rated Performance Dual Supply Single Supply Quiescent Current ⁶	+3, -5 +2, -2.5 +5 +5 0.80 ±16.5 +24 0.80	+2, -2.5 +3, -5 ±16.5 +24 0.80 1.00	V V V mA

TEMPERATURE RANGE	da supurania de an-ou-	dean Vm00S±			NOTTO BENEFIC	O GREAGE
Rated Performance	. 0	+70	0	+ 70	°C	
Storage	-55	+ 150	-55	+ 150	°C	DE AL DE UNDER
TRANSISTOR COUNT	62	mit sur of ann	6	2	(S) 1136117/11/683	

Accuracy specified for 0 to 200mV rms, dc or 1kHz sinewave input. Accuracy is degraded at higher rms signal levels.

³Error vs. crest factor is specified as additional error for a 200mV rms rectangular pulse train, pulse width = 200 μs.

⁴Input voltages are expressed in volts rms.

⁵With $10k\Omega$ pull down resistor from pin 6 (BUF OUT) to $-V_S$.

⁶With BUF input tied to Common.

calculate outgoing quality levels.

Specifications subject to change without notice. All min and max specifications are guaranteed. Specifications shown in boldface are tested on all production units at final electrical test are used to

ABSOLUTE MAXIMUM RATINGS1

Supply Voltage	
Dual Supply	±16.5 V
Single Supply	+24 V
Single Supply	500 mW
Maximum Input Voltage	±12 V Peak
Storage Temperature Range	-55°C to +150°C
Operating Temperature Range	
AD636J/K	0 to +70°C
Lead Temperature Range (Soldering 60 sec) .	+300°C

NOTES

¹Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or anyother conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

²10-Pin Header: $θ_{JA} = 150$ °C/W. 14-Pin Sidebrazed Ceramic DIP: $θ_{JA} = 95$ °C/W.


ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option*	
AD636JD	0°C to +70°C	Side Brazed Ceramic DIP	D-14	
AD636KD	0°C to +70°C	Side Brazed Ceramic DIP	D-14	
AD636JH	0°C to +70°C	Header Header	H-10A	
AD636KH	0°C to +70°C	Header Header	H-10A	
AD636J Chip	0°C to +70°C	Chip solo i sais exoros ha		
AD636K Chip	0°C to +70°C	Chip dang ranto to haze	then be	

*For outline information see Package Information section.

METALIZATION PHOTOGRAPH

Dimensions shown in inches and (mm).



PAD NUMBERS CORRESPOND TO PIN NUMBERS FOR THE TO-116 14-PIN CERAMIC DIP PACKAGE

*BOTH PADS SHOWN MUST BE CONNECTED TO VIN.

STANDARD CONNECTION

The AD636 is simple to connect for the majority of high accuracy rms measurements, requiring only an external capacitor to set the averaging time constant. The standard connection is shown in Figure 1. In this configuration, the AD636 will measure the rms of the ac and dc level present at the input, but will show an error for low frequency inputs as a function of the filter capacitor, CAV, as shown in Figure 5. Thus, if a 4µF capacitor is used, the additional average error at 10Hz will be 0.1%, at 3Hz it will be 1%. The accuracy at higher frequencies will be according to specification. If it is desired to reject the dc input, a capacitor is added in series with the input, as shown in Figure 3; the capacitor must be non-polar. If the AD636 is driven with power supplies with a considerable amount of high frequency ripple, it is advisable to bypass both supplies to ground with 0.1µF ceramic discs as near the device as possible. CF is an optional output ripple filter, as discussed elsewhere in this data sheet.

The input and output signal ranges are a function of the supply voltages as detailed in the specifications. The AD636 can also be used in an unbuffered voltage output mode by disconnecting the input to the buffer. The output then appears unbuffered across the 10k resistor. The buffer amplifier can then be used for other purposes. Further, the AD636 can be used in a current output mode by disconnecting the 10k resistor from the ground. The output current is available at pin 8 (pin 10 on the "H" package) with a nominal scale of $100\mu\text{A}$ per volt rms input, positive out.




Figure 1. Standard rms Connection

OPTIONAL EXTERNAL TRIMS FOR HIGH ACCURACY

If it is desired to improve the accuracy of the AD636, the external trims shown in Figure 2 can be added, R_4 is used to trim the offset. The scale factor is trimmed by using R_1 as shown. The insertion of R_2 allows R_1 to either increase or decrease the scale factor by $\pm 1.5\%$.

The trimming procedure is as follows:

- 1. Ground the input signal, $V_{\rm IN}$, and adjust R_4 to give zero volts output from pin 6. Alternatively, R_4 can be adjusted to give the correct output with the lowest expected value of $V_{\rm IN}$.
- 2. Connect the desired full scale input level to $V_{\rm IN}$, either dc or a calibrated ac signal (1kHz is the optimum frequency); then trim R_1 to give the correct output from pin 6, i.e., 200mV dc input should give 200mV dc output. Of course, a

±200mV peak-to-peak sinewave should give a 141.4mV dc output. The remaining errors, as given in the specifications, are due to the nonlinearity.

SINGLE SUPPLY CONNECTION

The applications in Figures 1 and 2 assume the use of dual power supplies. The AD636 can also be used with only a single positive supply down to +5 volts, as shown in Figure 3. Figure 3 is optimized for use with a 9 volt battery. The major limitation of this connection is that only ac signals can be measured since the input stage must be biased off ground for proper operation. This biasing is done at pin 10; thus it is critical that no extraneous signals be coupled into this point. Biasing can be accomplished by using a resistive divider between +V_S and ground. The values of the resistors can be increased in the interest of lowered power consumption, since only 1 microamp of current flows into pin 10 (pin 2 on the "H" package). Alternately, the COM pin of some CMOS ADCs provides a suitable artificial ground for the AD636. AC input coupling requires only capacitor C2 as shown; a dc return is not necessary as it is provided internally. C₂ is selected for the proper low frequency break point with the input resistance of 6.7kΩ; for a cut-off at 10Hz, C₂ should be 3.3μ F. The signal ranges in this connection are slightly more restricted than in the dual supply connection. The load resistor, RL, is necessary to provide current sinking capability.




Figure 2. Optional External Gain and Output Offset Trims




Figure 3. Single Supply Connection

CHOOSING THE AVERAGING TIME CONSTANT

The AD636 will compute the rms of both ac and dc signals. If the input is a slowly-varying dc voltage, the output of the AD636 will track the input exactly. At higher frequencies, the average output of the AD636 will approach the rms value of the input signal. The actual output of the AD636 will differ from the ideal output by a dc (or average) error and some amount of ripple, as demonstrated in Figure 4.




Figure 4. Typical Output Waveform for Sinusoidal Input

The dc error is dependent on the input signal frequency and the value of C_{AV}. Figure 5 can be used to determine the minimum value of C_{AV} which will yield a given % dc error above a given frequency using the standard rms connection.




Figure 5. Error/Settling Time Graph for Use with the Standard rms Connection

The ac component of the output signal is the ripple. There are two ways to reduce the ripple. The first method involves using a large value of $C_{\rm AV}$. Since the ripple is inversely proportional to $C_{\rm AV}$, a tenfold increase in this capacitance will effect a tenfold reduction in ripple. When measuring waveforms with high crest factors, (such as low duty cycle pulse trains), the averaging time constant should be at least ten times the signal period. For example, a 100Hz pulse rate requires a 100ms time constant, which corresponds to a $4\mu \rm F$ capacitor (time constant = 25ms per $\mu \rm F$).




Figure 6. Settling Time vs. Input Level

The primary disadvantage in using a large $C_{\rm AV}$ to remove ripple is that the settling time for a step change in input level is increased proportionately. Figure 5 shows the the relationship between $C_{\rm AV}$ and 1% settling time is 115 milliseconds for each microfarad of $C_{\rm AV}$. The settling time is twice as great for decreasing signals as for increasing signals (the values in Figure 5 are for decreasing signals). Settling time also increases for low signal levels, as shown in Figure 6.

A better method for reducing output ripple is the use of a "post-filter". Figure 7 shows a suggested circuit. If a single-pole filter is used (C_3 removed, R_X shorted), and C_2 is approximately 5 times the value of $C_{\rm AV}$, the ripple is reduced as shown in Figure 8, and settling time is increased. For example, with $C_{\rm AV}=1\mu{\rm F}$ and $C_2=4.7\mu{\rm F}$, the ripple for a 60Hz input is reduced from 10% of reading to approximately 0.3% of reading. The settling time, however, is increased by approximately a factor of 3. The values of $C_{\rm AV}$ and C_2 can therefore be reduced to permit faster settling times while still providing substantial ripple reduction.




Figure 7. 2 Pole "Post" Filter

The two-pole post-filter uses an active filter stage to provide even greater ripple reduction without substantially increasing the settling times over a circuit with a one-pole filter. The values of C_{AV} , C_2 , and C_3 can then be reduced to allow extremely fast settling times for a constant amount of ripple. Caution should be exercised in choosing the value of C_{AV} , since the dc error is dependent upon this value and is independent of the post filter.

For a more detailed explaination of these topics refer to the RMS-to-DC Conversion Application Guide, 2nd Edition, available from Analog Devices.




Figure 8. Performance Features of Various Filter Types

AD636—RMS Measurement

AD636 PRINCIPLE OF OPERATION

The AD636 embodies an implicit solution of the rms equation that overcomes the dynamic range as well as other limitations inherent in a straight-forward computation of rms. The actual computation performed by the AD636 follows the equation:

$$V_{\text{rms}} = \text{Avg.} \left[\frac{V_{\text{IN}}^2}{V_{\text{rms}}} \right]$$

Figure 9 is a simplified schematic of the AD636; it is subdivided into four major sections: absolute value circuit (active rectifier), squarer/divider, current mirror, and buffer amplifier. The input voltage, V_{IN} , which can be ac or dc, is converted to a unipolar current I_1 , by the active rectifier A_1 , A_2 . I1 drives one input of the squarer/divider, which has the transfer function: er function: $\mathbf{l_4} = \mathbf{l_1}^2 / \mathbf{l_3}$ because and guilton $\mathbf{l_4} = \mathbf{l_1}^2 / \mathbf{l_3}$ because and probability and

$$I_4 = I_1^2 / I_3$$

The output current, I4, of the squarer/divider drives the current mirror through a low pass filter formed by R1 and the externally connected capacitor, CAV. If the R1, CAV time constant is much greater than the longest period of the input signal, then I4 is effectively averaged. The current mirror returns a current I3, which equals Avg. [I4], back to the squarer/ divider to complete the implicit rms computation. Thus:

$$I_4 = Avg. [I_1^2/I_4] = I_1 rms$$

The current mirror also produces the output current, IOUT, which equals 214. IOUT can be used directly or converted to a voltage with R2 and buffered by A4 to provide a low impedance voltage output. The transfer function of the AD636 thus results:

$$V_{OUT} = 2R_2 I_{rms} = V_{IN rms}$$

The dB output is derived from the emitter of Q3, since the voltage at this point is proportional to -log VIN. Emitter follower, Q5, buffers and level shifts this voltage, so that the dB output voltage is zero when the externally supplied emitter current (IREF) to Q5 approximates I3.




Figure 9. Simplified Schematic

THE AD636 BUFFER AMPLIFIER

The buffer amplifier included in the AD636 offers the user additional application flexibility. It is important to understand some of the characteristics of this amplifier to obtain optimum performance. Figure 10 shows a simplified schematic of the buffer, an edy discourse liew at a GA and to another age

Since the output of an rms-to-dc converter is always positive, it is not necessary to use a traditional complementary Class AB output stage. In the AD636 buffer, a Class A emitter follower is used instead. In addition to excellent positive output voltage swing, this configuration allows the output to swing fully down to ground in single-supply applications without the problems associated with most IC operational amplifiers.




Figure 10. AD636 Buffer Amplifier Simplified Schematic

When this amplifier is used in dual-supply applications as an input buffer amplifier driving a load resistance referred to ground, steps must be taken to insure an adequate negative voltage swing. For negative outputs, current will flow from the load resistor through the $40k\Omega$ emitter resistor, setting up a voltage divider between -VS and ground. This reduced effective -Vs will limit the available negative output swing of the buffer. Addition of an external resistor in parallel with RE alters this voltage divider such that increased negative swing is possible.

Figure 11 shows the value of REXTERNAL for a particular ratio of VPEAK to -VS for several values of RLOAD. Addition of REXTERNAL increases the quiescent current of the buffer amplifier by an amount equal to REXT/-VS. Nominal buffer quiescent current with no R_{EXTERNAL} is 30μ A at $-V_S = -5V$.




Figure 11. Ratio of Peak Negative Swing to -Vs vs. REXTERNAL for Several Load Resistances

The ADO50 utilizes a logarithmic circuit in performing the implicit rms computation. As with any log circuit, bandwidth is proportional to signal level. The solid lines in the graph below represent the frequency response of the AD636 at input levels from 1 millivolt to 1 volt rms. The dashed lines indicate the upper frequency limits for 1%, 10%, and $\pm 3 \, \mathrm{dB}$ of reading additional error. For example, note that a 1 volt rms signal will produce less than 1% of reading additional error up to 220kHz. A 10 millivolt signal can be measured with 1% of reading additional error (100 μ V) up to 14kHz.




Figure 12. AD636 Frequency Response

AC MEASUREMENT ACCURACY AND CREST FACTOR Crest factor is often overlooked in determining the accuracy

A COMPLETE AC DIGITAL VOLTMETER

Figure 14 shows a design for a complete low power ac digital voltmeter circuit based on the AD636. The $10M\Omega$ input attenuator allows full scale ranges of 200mV, 2V, 20V and 200V rms. Signals are capacitively coupled to the AD636 buffer amplifier, which is connected in an ac bootstrapped configuration to minimize loading. The buffer then drives the $6.7k\Omega$ input impedance of the AD636. The COM terminal of the ADC chip provides the false ground required by the AD636 for single supply operation. An AD589 1.2 volt reference diode is used to provide a stable 100 millivolt reference for the ADC in the linear rms mode; in the dB mode,

the peak signal amplitude to the rms value of the signal (C.F. = V_p/V_{rms}). Most common waveforms, such as sine and triangle waves, have relatively low crest factors (<2). Waveforms which resemble low duty cycle pulse trains, such as those occurring in switching power supplies and SCR circuits, have high crest factors. For example, a rectangular pulse train with a 1% duty cycle has a crest factor of 10 (C.F. = $1/\sqrt{\eta}$).

Figure 13 is a curve of reading error for the AD636 for a 200mV rms input signal with crest factors from 1 to 7. A rectangular pulse train (pulse width 200µs) was used for this test since it is the worst-case waveform for rms measurement (all the energy is contained in the peaks). The duty cycle and peak amplitude were varied to produce crest factors from 1 to 7 while maintaining a constant 200mV rms input amplitude.




Figure 13. Error vs. Crest Factor

a 1N4148 diode is inserted in series to provide correction for the temperature coefficient of the dB scale factor. Calibration of the meter is done by first adjusting offset pot R17 for a proper zero reading, then adjusting the R13 for an accurate readout at full scale.

Calibration of the dB range is accomplished by adjusting R9 for the desired 0dB reference point, then adjusting R14 for the desired dB scale factor (a scale of 10 counts per dB is convenient).

Total power supply current for this circuit is typically 2.8mA using a 7106-type ADC.




Figure 14. A Portable, High Z Input, rms DPM and dB Meter Circuit

AD636

A LOW POWER, HIGH INPUT IMPEDANCE dB METER

Introduction

The portable dB meter circuit featured here combines the functions of the AD636 rms converter, the AD589 voltage reference, and a μ A776 low power operational amplifier. This meter offers excellent bandwidth and superior high and low level accuracy while consuming minimal power from a standard 9 volt transistor radio battery.

In this circuit, the built-in buffer amplifier of the AD636 is used as a "bootstrapped" input stage increasing the normal $6.7k\Omega$ input Z to an input impedance of approximately $10^{10}\Omega$.

Circuit Description

The input voltage, V_{IN} , is ac coupled by C_4 while resistor R_8 , together with diodes D_1 and D_2 , provide high input voltage protection.

The buffer's output, pin 6, is ac coupled to the rms converter's input (pin 1) by capacitor C_2 . Resistor R_9 is connected between the buffer's output, a Class A output stage, and the negative output swing. Resistor R_1 is the amplifier's "bootstrapping" resistor.

With this circuit, single supply operation is made possible by setting "ground" at a point between the positive and negative sides of the battery. This is accomplished by sending $250\mu A$ from the positive battery terminal through resistor R_2 , then through the 1.2 volt AD589 bandgap reference, and finally back to the negative side of the battery via resistor R_{10} . This sets ground at 1.2 volts +3.18 volts $(250\mu A\times 12.7k\Omega)=4.4$ volts below the positive battery terminal and 5.0 volts $(250\mu A\times 20k\Omega)$ above the negative battery terminal. Bypass capacitors C_3 and C_5 keep both sides of the battery at a low ac impedance to ground. The AD589 bandgap reference establishes the 1.2 volt regulated reference voltage which together with resistor R_3 and trimming potentiometer R_4 set the zero dB reference current $I_{\rm REF}$.

Performance Data

0dB Reference Range = 0dBm (770mV) to -20dBm (77mV) rms

0 dBm = 1 milliwatt in 600Ω Input Range (at $I_{REF} = 770 mV) = 50 dBm$ Input Impedance = approximately $10^{10}\Omega$.

Accuracy with 1kHz sinewave and 9 volt dc supply:

0dB to -40dBm ±0.1dBm

0dBm to -50dBm ±0.15dBm

+10dBm to -50dBm ±0.13dBm

Frequency Response ±3dBm: stigs flowillim 0.1 A xHx02.5 of Input

0dBm = 5Hz to 380kHz

-10dBm = 5Hz to 370kHz

-20dBm = 5Hz to 240kHz

-30dBm = 5Hz to 100kHz

-40dBm = 5Hz to 45kHz

-50dBm = 5Hz to 17kHz

Calibration

- First calibrate the zero dB reference level by applying a 1kHz sinewave from an audio oscillator at the desired zero dB amplitude. This may be anywhere from zero dBm (770mV rms 2.2 volts p-p) to -20dBm (77mV rms 220mV p-p). Adjust the I_{REF} cal trimmer for a zero indication on the analog meter.
- The final step is to calibrate the meter scale factor or gain.
 Apply an input signal -40dB below the set zero dB reference and adjust the scale factor calibration trimmer for a 40μA reading on the analog meter.

The temperature compensation resistors for this circuit may be purchased from: *Tel Labs Inc.*, 154 Harvey Road, P.O. Box 375, Londonderry, NH 03053, Part #Q332A 2kΩ 1% +3500ppm/°C or from *Precision Resistor Company*, 109 U.S. Highway 22, Hillside, NJ 07205, Part #PT146 2kΩ 1% +3500ppm/°C.




Figure 15. A Low Power, High Input Impedance dB Meter



High Precision, Wideband RMS-to-DC Converter

FEATURES High Accuracy 0.02% Max Nonlinearity, 0 to 2V RMS Input 0.10% Additional Error to Crest Factor of 3 Wide Randwidth 8MHz at 1V RMS Input 600kHz at 100mV RMS

Computes: **True RMS** Square

Mean Square **Absolute Value** dB Output (60dB Range)

Chip Select-Power Down Feature Allows: Analog "3-State" Operation

Quiescent Current Reduction from 2.2mA to 350µA Side Brazed DIP, Low-Cost Cerdip and SOIC

PRODUCT DESCRIPTION

The AD637 is a complete high accuracy monolithic rms to dc converter that computes the true rms value of any complex waveform. It offers performance that is unprecedented in integrated circuit rms to dc converters and comparable to discrete and modular techniques in accuracy, bandwidth and dynamic range. A crest factor compensation scheme in the AD637 permits measurements of signals with crest factors of up to 10 with less than 1% additional error. The circuit's wide bandwidth permits the measurement of signals up to 600kHz with inputs of 200mV rms and up to 8MHz when the input levels are above 1V rms.

As with previous monolithic rms converters from Analog Devices, the AD637 has an auxiliary dB output available to the user. The logarithm of the rms output signal is brought out to a separate pin allowing direct dB measurement with a useful range of 60dB. An externally programmed reference current allows the user to select the 0dB reference voltage to correspond to any level between 0.1V and 2.0V rms.

A chip select connection on the AD637 permits the user to decrease the supply current from 2.2mA to 350µA during periods when the rms function is not in use. This feature facilitates the addition of precision rms measurement to remote or hand-held applications where minimum power consumption is critical. In addition when the AD637 is powered down the output goes to a high impedance state. This allows several AD637s to be tied together to form a wide-band true rms multiplexer.

The input circuitry of the AD637 is protected from overload voltages that are in excess of the supply levels. The inputs will not be damaged by input signals if the supply voltages are lost.

FUNCTIONAL BLOCK DIAGRAMS

Ceramic DIP (D) and Cerdip (Q) Package

2

3

4

5

SOIC (R) Package 2 VALUE 3 SQUARER/DIVIDER 5

BSOLUTE VALUE 13 SQUARER/DIVIDER

The AD637 is available in two accuracy grades (J, K) for commercial (0 to +70°C) temperature range applications and one (S) rated over the -55° C to $+125^{\circ}$ C temperature range. All versions are available in hermetically-sealed, 14-pin side-brazed ceramic DIPs as well as low-cost cerdip packages. A 16-pin SOIC package is also available.

PRODUCT HIGHLIGHTS

- 1. The AD637 computes the true root-mean-square, mean square, or absolute value of any complex ac (or ac plus dc) input waveform and gives an equivalent dc output voltage. The true rms value of a waveform is more useful than an average rectified signal since it relates directly to the power of the signal. The rms value of a statistical signal is also related to the standard deviation of the signal.
- 2. The AD637 is laser wafer trimmed to achieve rated performance without external trimming. The only external component required is a capacitor which sets the averaging time period. The value of this capacitor also determines low frequency accuracy, ripple level and settling time.
- 3. The chip select feature of the AD637 permits the user to power down the device down during periods of nonuse, thereby, decreasing battery drain in remote or hand-held applications.
- 4. The on-chip buffer amplifier can be used as either an input buffer or in an active filter configuration. The filter can be used to reduce the amount of ac ripple, thereby, increasing the accuracy of the measurement.

AD637—SPECIFICATIONS (@ +25°C, and ±15V dc unless otherwise noted.)

Model	Min	AD637J Typ	Max	Min	AD637K Typ	Max	Min	AD637S Typ	Max	Units
TRANSFER FUNCTION	V _{OUT}	$=\sqrt{\text{avg.}(V_{\text{IP}})}$	\overline{v}^2	Vour	= Vavg. (V	IN) ²	Voirt	= Vavg. (V _{IN}		
CONVERSION ACGURACY Total Error, Internal $Trim^1$ (Fig. 2) T_{min} to T_{max} vs. Supply, + V_{IN} = + 300mV vs. Supply, - V_{IN} = - 300mV dc Reversal Error at 2V		30 100	±1±0.5 ±3.0±0.6 150 300 0.25		30 100	±0.5±0.2 ±2.0±0.3 150 300 0.1		30 100	±1±0.5 ±6±0.7 150 300 0.25	mV ± % of Reading mV ± % of Reading μV/V μV/V % of Reading
Nonlinearity 2V Full Scale ² Nonlinearity 7V Full Scale Total Error, External Trim		±0.5 ±0.1	0.04 0.05		±0.25 ±	0.02 0.05	EMIR VS	±0.5 ±0.1	0.04 0.05	% of FSR % of FSR
ERROR VS. CREST FACTOR ³		±0.5 ±0.1	EG owner		±0.25 ±1	5.05	set Facto	±0.3 ±0.1	mil Isnoh	mV ±% of Reading
Crest Factor 1 to 2 Crest Factor = 3 Crest Factor = 10	Specif	ied Accuracy ± 0.1 ± 1.0		Specifi	± 0.1 ± 1.0		Specifi	± 0.1 ± 1.0		% of Reading % of Reading
AVERAGING TIME CONSTANT		25			25			25	NEL VENDO	ms/µFCAV
INPUT CHARACTERISTICS Signal Range, ± 15V Supply Continuous rms Level Peak Transient Input Signal Range, ± 5V Supply		0 to 7	±15		0 to 7	±15		0 to 7	±15	V rms V p-p
Continuous rms Level Peak Transient Input Maximum Continuous Non-Destructive Input Level (All Supply Voltages)		0 to 4	±6 ±15	la :	0 to 4	±6 ±15		0 to 4	±6 sufs	V rms V p-p
Input Resistance Input Offset Voltage	6.4	8	9.6 ±0.5	6.4	8	9.6 ±0.2	6.4	8 107819	± 15 9.6 ± 0.5	V p-p kΩ mV
$FREQUENCY RESPONSE^4 \\ Bandwidth for 1% additional error (0.09dB \\ V_{1N} = 200mV \\ V_{IN} = 200mV \\ V_{IN} = 2V \\ \Rightarrow 3dB Bandwidth \\ V_{IN} = 20mV \\ V_{IN} = 200mV \\ V_{IN} = 200mV \\ V_{IN} = 200mV \\ V_{IN} = 2V \\ \end{cases}$	vo accuar sarare car + 125°C	11 66 200	637 is svai (0 to + 70° i over the	The AD mercial	11 66 200	inA to 350; iOlC ithic rost to any contplex	from 2.1 dip and I	11 66 200 150	Junent Se 3P, Low-C SCRIPTIO Complete h mystes the	kHz kHz kHz kHz MHz MHz
DUTPUT CHARACTERISTICS Offset Voltage vs. Temperature Voltage Swing, ± 15V Supply, 2kΩ Load Voltage Swing, ± 3V Supply, 2kΩ Load Output Current Short Circuit Current Resistance, Chip Select "High" Resistance, Chip Select "Low"	0 to +12.0 0 to +2	±0.05 +13.5 +2.2 20 0.5 100	-1	0 to +12.0 0 to +2 6	±0.04 +13.5 +2.2 20 0.5 100	±0.5 ±0.056	0 to +12.0 0 to +2 6	±0.04 +13.5 +2.2 20 0.5 100	±1 01 01 01 01 01 01 01 01 01 01 01 01 01	mV mV/°C V mA mA Ω kΩ
IB OUTPUT Error, $V_{\rm IN}$ 7mV to 7V rms, 0dB = 1V rms Scale Factor Scale Factor Temperature Coefficient $I_{\rm REF}$ for 0dB = 1V rms $I_{\rm REF}$ Range	the sixtal a studietic the sixtal	±0.5 -3 +0.33 -0.033	80 100	isons magic statis 1	±0.3 -3 +0.33 -0.033	80 100	delieve u niguond as a daw	±0.5 -3 +0.33 -0.033	80 100	dB mV/dB % of Reading °C dB/°C μA μA
BUFFER AMPLIFIER Input and Output Voltage Range Input Offset Voltage Input Current Input Resistance Output Current Short Circuit Current Small Signal Bandwidth	-V _S to(+1 -2.5V) (+5mA, -130μA)	V _S ± 0.8 ± 2 10 ⁸	tales caid	-V _S to (+V -2.5V) (+5mA, -130μA)	± 0.5 ± 2 10 ⁸	the or language of the state of	-V _S to (+V -2.5V) (+5mA, -130μA)	±0.8 ±2 10 ⁸	±2 ±10 officer morning vi-	V mV nA Ω mA MHz
Slew Rate ⁵ DENOMINATOR INPUT Input Range Input Resistance Offset Voltage	20	0 to +10 25 ±0.2	30 ±0.5	legen 20 T	5 0 to +10 25 ±0.2	30 ± 0.5	20	5 0 to + 10 25 ± 0.2	30 ±0.5	V/μs V kΩ mV
CHIP SELECT PROVISION (CS) rms "ON" Level rms "OFP" Level lour of Chip Select CS "LOW" CS "HIGH" On Time Constant Off Time Constant	V _C < + 10 Zero 10μs+	or +2.4V <v<sub>C</v<sub>	< + V _S	V _C <+ 10 Zero 10µs+	or +2.4V <v< td=""><td>C<+V_S</td><td>V_C<+0 10 Zero 10μs+0</td><td>+ 2.4V < V_C<</td><td><+V_S</td><td>ne damaged August circuit Atages that are at the damaged</td></v<>	C<+V _S	V _C <+0 10 Zero 10μs+0	+ 2.4V < V _C <	<+ V _S	ne damaged August circuit Atages that are at the damaged
POWER SUPPLY Operating Voltage Range Quiescent Current Standby Current	±3.0	2.2 350	±18 3 450	±3.0	2.2 350	±18 3 450	±3.0	2.2 350	±18 3 450	V mA μA

		ALIONA .	AD03/5	a month of	
	Min Typ Max	Min Typ Max	Min Typ Max	Units	
TRANSISTOR COUNT	107 21 \2004 A 301 10 500 BM 2	107 Fact A ada vd	107	conspiration. The	

Accuracy specified 0-7V rms dc with AD637 connected as shown in Figure 2.

Nonlinearity is defined as the maximum deviation from the straight line connecting the readings at 10mV and 2V

Nonmeanty is defined as in maximum deviation from the strain 3 Error vs. crest factor is specified as additional error for 1V rms. 4 Input voltages are expressed in volts rms. 4 are in 4 0 of reading. 5 With external $2k\Omega$ pull down resistor tied to $-V_s$.

Specifications subject to change without notice.

Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

ORDERING GUIDE

Model ^{1, 2}	Temperature Range	Package Description	Package Option ³
AD637JD	0°C to +70°C	Side Brazed Ceramic DIP	D-14
AD637KD	0°C to +70°C	Side Brazed Ceramic DIP	D-14
AD637JQ	0°C to +70°C	Cerdip	Q-14
AD637KQ	0°C to +70°C	Cerdip	Q-14
AD637JR	0°C to +70°C	SOIC	R-16
AD637SD	-55°C to +125°C	Side Brazed Ceramic DIP	D-14
AD637SD/883B	-55°C to +125°C	Side Brazed Ceramic DIP	D-14
AD637SQ	-55°C to +125°C	Cerdip	Q-14
AD637SQ/883B	-55°C to +125°C	Cerdip	Q-14

NOTES


1"J" and "S" grade chips are also available.

²Standard Military Drawing, 5962-89637, is also available.

³For outline information see Package Information section.

Chin Dimensions and Bonding Diagram

Dimensions shown in inches and (mm).






Figure 1. Simplified Schematic

FUNCTIONAL DESCRIPTION

The AD637 embodies an implicit solution of the rms equation that overcomes the inherent limitations of straightforward rms computation. The actual computation performed by the AD637 follows the equation

$$V rms = Avg \left[\frac{V_{IN}^2}{V rms} \right]$$

Figure 1 is a simplified schematic of the AD637, it is subdivided into four major sections; absolute value circuit (active rectifier), square/divider, filter circuit and buffer amplifier. The input voltage V_{IN} which can be ac or dc is converted to a unipolar current I1 by the active rectifier A1, A2. II drives one input of the squarer divider which has the transfer function

$$I_4 = \frac{I_1^2}{I_3}$$

The output current of the squarer/divider, I4 drives A4 which forms a low pass filter with the external averaging capacitor. If the RC time constant of the filter is much greater than the longest period of the input signal than A4s output will be proportional to the average of I4. The output of this filter amplifier is used by A3 to provide the denominator current I3 which equals Avg. I4 and is returned to the squarer/divider to complete the implicit rms computation.

$$I_4 = Avg \left[\begin{array}{c} I_1^2 \\ \overline{I_4} \end{array} \right] = I_1 \, rms$$
 and $V_{OUT} = V_{IN} \, rms$

If the averaging capacitor is omitted the AD637 will compute the absolute value of the input signal. A nominal 5pF capacitor should be used to insure stability. The circuit operates identically to that of the rms configuration except that I3 is now equal to I4 giving

$$\mathbf{I}_4 = \frac{\mathbf{I}_1^2}{\mathbf{I}_4}$$

$$\mathbf{I}_4 = |\mathbf{I}_1|$$

The denominator current can also be supplied externally by providing a reference voltage, $V_{\rm REF}$, to pin 6. The circuit operates identically to the rms case except that I3 is now proportional to $V_{\rm REF}$. Thus:

$$I_4 = \text{Avg } \frac{I_1^2}{I_3}$$
and
$$V_0 = \frac{V_{IN}^2}{V_{DEN}}$$

This is the mean square of the input signal.

STANDARD CONNECTION

The AD637 is simple to connect for a majority of rms measurements. In the standard rms connection shown in Figure 2, only a single external capacitor is required to set the averaging time constant. In this configuration, the AD637 will compute the true rms of any input signal. An averaging error, the magnitude of which will be dependent on the value of the averaging capacitor, will be present at low frequencies. For example, if the filter capacitor C_{AV_2} is $4\mu F$ this error will be 0.1% at 10Hz and increases to 1% at 3Hz. If it is desired to measure only ac signals the

AD637 can be ac coupled through the addition of a nonpolar capacitor in series with the input as shown in Figure 2.

The performance of the AD637 is tolerant of minor variations in the power supply voltages, however, if the supplies being used exhibit a considerable amount of high frequency ripple it is advisable to bypass both supplies to ground through a 0.1μ F ceramic disc capacitor placed as close to the device as possible.

The output signal range of the AD637 is a function of the supply voltages, as shown in Figure 3. The output signal can be used buffered or nonbuffered depending on the characteristics of the load. If no buffer is needed, tie buffer input (pin 1) to common. The output of the AD637 is capable of driving 5mA into a $2k\Omega$ load without degrading the accuracy of the device.




Figure 2. Standard RMS Connection




Figure 3. AD637 max Vout vs. Supply Voltage

CHIP SELECT

The AD637 includes a chip select feature which allows the user to decrease the quiescent current of the device from 2.2mA to 350 μ A. This is done by driving the CS, pin 5, to below 0.2V dc. Under these conditions, the output will go into a high impedance state. In addition to lowering power consumption, this feature permits bussing the outputs of a number of AD637s to form a wide bandwidth rms multiplexer. If the chip select is not being used, pin 5 should be tied high.

OPTIONAL TRIMS FOR HIGH ACCURACY

The AD637 includes provisions to allow the user to trim out both output offset and scale factor errors. These trims will result in significant reduction in the maximum total error as shown in Figure 4. This remaining error is due to a nontrimmable input offset in the absolute value circuit and the irreducible nonlinearity of the device.

The trimming procedure on the AD637 is as follows:

- 1. Ground the input signal, $V_{\rm IN}$ and adjust R1 to give 0V output from pin 9. Alternatively R1 can be adjusted to give the correct output with the lowest expected value of $V_{\rm IN}$.
- 2. Connect the desired full scale input to $V_{\rm IN}$, using either a dc or a calibrated ac signal, trim R3 to give the correct output at pin 9, i.e., 1V dc should give 1.000V dc output. Of course, a 2V peak-to-peak sine wave should give 0.707V dc output. Remaining errors are due to the nonlinearity.




Figure 4. Max Total Error vs. Input Level AD637K Internal and External Trims




Figure 5. Optional External Gain and Offset Trims

CHOOSING THE AVERAGING TIME CONSTANT

The AD637 will compute the true rms value of both dc and ac input signals. At dc the output will track the absolute value of the input exactly; with ac signals the AD637's output will approach the true rms value of the input. The deviation from the ideal rms value is due to an averaging error. The averaging error is comprised of an ac and dc component. Both components are functions of input signal frequency f, and the averaging time constant τ (τ : 25ms/ μ F of averaging capacitance). As shown in Figure 6, the averaging error is defined as the peak value of the ac component, ripple, plus the value of the dc error.

The peak value of the ac ripple component of the averaging error is defined approximately by the relationship:

$$\frac{50}{6.3\tau f}$$
 in % of reading where $(\tau > 1/f)$




Figure 6. Typical Output Waveform for a Sinusoidal Input

This ripple can add a significant amount of uncertainty to the accuracy of the measurement being made. The uncertainty can be significantly reduced through the use of a post filtering network or by increasing the value of the averaging capacitor.

The dc error appears as a frequency dependent offset at the output of the AD637 and follows the equation:

$$\frac{1}{0.16 + 6.4\tau^2 f^2}$$
 in % of reading

Since the averaging time constant, set by C_{AV} , directly sets the time that the rms converter "holds" the input signal during computation, the magnitude of the dc error is determined only by C_{AV} and will not be affected by post filtering.




Figure 7. Comparison of Percent dc Error to the Percent Peak Ripple over Frequency Using the AD637 in the Standard RMS Connection with a $1 \times \mu F C_{AV}$

The ac ripple component of averaging error can be greatly reduced by increasing the value of the averaging capacitor. There are two major disadvantages to this: first, the value of the averaging capacitor will become extremely large and second, the settling time of the AD637 increases in direct proportion to the value of the averaging capacitor (Ts = $115 \text{ms/}\mu\text{F}$ of averaging capacitance). A preferrable method of reducing the ripple is through the use of the post filter network, shown in Figure 8. This network can be used in either a one or two pole configuration. For most applications the single pole filter will give the best overall compromise between ripple and settling time.





Figure 8. Two Pole Sallen-Key Filter

Figure 9a shows values of CAV and the corresponding averaging error as a function of sine-wave frequency for the standard rms connection. The 1% settling time is shown on the right side of the graph.

Figure 9b shows the relationship between averaging error, signal frequency settling time and averaging capacitor value. This graph is drawn for filter capacitor values of 3.3 times the averaging capacitor value. This ratio sets the magnitude of the ac and dc errors equal at 50Hz. As an example, by using a 1µF averaging capacitor and a 3.3µF filter capacitor the ripple for a 60Hz input signal will be reduced from 5.3% of reading using the averaging capacitor alone to 0.15% using the single pole filter. This gives a factor of thirty reduction in ripple and yet the settling time would only increase by a factor of three. The values of CAV and C2, the filter capacitor, can be calculated for the desired value of averaging error and settling time by using Figure 9b.






Figure 9b.

The symmetry of the input signal also has an effect on the magnitude of the averaging error. Table I gives practical component values for various types of 60Hz input signals. These capacitor values can be directly scaled for frequencies other than 60Hz, i.e., for 30Hz double these values, for 120Hz they are halved.

	Input Waveform	Absolute Value	Minimum R×C _{AV}	Recommende Values for 1% Error@ 60Hz w	1%	
125	and Period and Period	Time Constant	Recommended Standard Value C _{AV}	Recommended Standard Value C2	Settling Time	
A	T OV	1/2T	1/2T	0.47μF	1.5µF	181ms
	Symmetrical Sine Wave	7. 70. 10.	ALCO DE			-
В	OV Sine Wave with dc Offset		22	0.82μF	2.7μF	325ms
С	T OV Pulse Train Waveform		10(T - T ₂)	6.8µF	22μF	2.67sec
D	T — T _ 0V	-T-T2	10(T - 2T ₂)	5.6µF	18µF	2.17sec

Table I. Practical Values of CAV and C2 for Various Input Waveforms

For applications that are extremely sensitive to ripple, the two pole configuration is suggested. This configuration will minimize capacitor values and settling time while maximizing performance.

Figure 9c can be used to determine the required value of CAV, C₂ and C₃ for the desired level of ripple and settling time.




Figure 9c.

binowith in Figure 10. The dashed lines show the upper frequency limits for 1%, 10% and ±3dB of additional error. For example, note that for 1% additional error with a 2V rms input the highest frequency allowable is 200kHz. A 200mV signal can be measured with 1% error at signal frequencies up to 100kHz.




Figure 10. Frequency Response

To take full advantage of the wide bandwidth of the AD637 care must be taken in the selection of the input buffer amplifier. To insure that the input signal is accurately presented to the converter, the input buffer must have a -3dB bandwidth that is wider than that of the AD637. A point that should not be overlooked is the importance of slew rate in this application. For example, the minimum slew rate required for a 1V rms 5MHz sine-wave input signal is $44V/\mu s$. The user is cautioned that this is the minimum rising or falling slew rate and that care must be exercised in the selection of the buffer amplifier as some amplifiers exhibit a two-to-one difference between rising and falling slew rates. The AD845 is recommended as a precision input buffer.

AC MEASUREMENT ACCURACY AND CREST FACTOR

Crest factor is often overlooked in determining the accuracy of an ac measurement. Crest factor is defined as the ratio of the peak signal amplitude to the rms value of the signal (C.F. = $V_p/V_{\rm rms}$). Most common waveforms, such as sine and triangle waves, have relatively low crest factors (≤ 2). Waveforms which resemble low duty cycle pulse trains, such as those occurring in switching power supplies and SCR circuits, have high crest factors. For example, a rectangular pulse train with a 1% duty cycle has a crest factor of 10 (C.F. = $1/\sqrt{\eta}$).



Figure 12 is a curve of additional reading error for the AD637 for a 1 volt rms input signal with crest factors from 1 to 11. A rectangular pulse train (pulse width 100µs) was used for this test since it is the worst-case waveform for rms measurement (all the energy is contained in the peaks). The duty cycle and peak amplitude were varied to produce crest factors from 1 to 10 while maintaining a constant 1 volt rms input amplitude.




Figure 11. AD637 Error vs. Pulse Width Rectangular Pulse




Figure 12. Additional Error vs. Crest Factor




Figure 13. Error vs. RMS Input Level for Three Common Crest Factors

AD637

CONNECTION FOR dB OUTPUT

Another feature of the AD637 is the logarithmic or decibel output. The internal circuit which computes dB works well over a 60dB range. The connection for dB measurement is shown in Figure 14. The user selects the 0dB level by setting R1 for the proper 0dB reference current (which is set to exactly cancel the log output current from the squarer/divider circuit at the desired 0dB point). The external op amp is used to provide a more convenient scale and to allow compensation of the +0.33%/°C temperature drift of the dB circuit. The special T.C. resistor R3 is available from Tel Labs in Londenderry, New Hampshire (model Q-81) and from Precision Resistor Inc., Hillside, N.J. (model PT146).




Figure 14. dB Connection

dB CALIBRATION as north tendition A 27 studies

- 1. Set $V_{IN} = 1.00V \text{ dc or } 1.00V \text{ rms}$
- 2. Adjust R1 for 0dB out = 0.00V
- 3. Set $V_{IN} = 0.1V$ dc or 0.10V rms
- 4. Adjust R2 for dB out = -2.00V

Any other dB reference can be used by setting $V_{\rm IN}$ and R1 accordingly.

LOW FREQUENCY MEASUREMENTS

If the frequencies of the signals to be measured are below 10Hz, the value of the averaging capacitor required to deliver even 1% averaging error in the standard rms connection becomes extremely large. The circuit shown in Figure 15 shows an alternative method of obtaining low frequency rms measurements. The averaging time constant is determined by the product of R and $C_{\rm AVI}$, in this circuit 0.5s/ μF of $C_{\rm AV}$. This circuit permits a 20:1 reduction in the value of the averaging capacitor, permitting the use of high quality tantalum capacitors. It is suggested that the two pole Sallen-Key filter shown in the diagram be used to obtain a low ripple level and minimize the value of the averaging capacitor.

If the frequency of interest is below 1Hz, or if the value of the averaging capacitor is still too large, the 20:1 ratio can be increased. This is accomplished by increasing the value of R. If this is done it is suggested that a low input current, low offset voltage amplifier like the AD548 be used instead of the internal buffer amplifier. This is necessary to minimize the offset error introduced by the combination of amplifier input currents and the larger resistance.




Figure 15. AD637 as a Low Frequency rms Converter

VECTOR SUMMATION

Vector summation can be accomplished through the use of two AD637s as shown in Figure 16. Here the averaging capacitors are omitted (nominal 100pF capacitors are used to insure stability of the filter amplifier), and the outputs are summed as shown. The output of the circuit is

$$V_O = \sqrt{V_X^2 + V_Y^2}$$




Figure 16. AD637 Vector Sum Configuration

This concept can be expanded to include additional terms by feeding the signal from pin 9 of each additional AD637 through a $10k\Omega$ resistor to the summing junction of the AD711, and tying all of the denominator inputs (pin 6) together.

If C_{AV} is added to IC1 in this configuration the output is $\sqrt{{V_X}^2 + {V_Y}^2}$ If the averaging capacitor is included on both IC1 and IC2 the output will be $\sqrt{{V_X}^2 + {V_Y}^2}$

This circuit has a dynamic range of 10V to 10mV and is limited only by the 0.5mV offset voltage of the AD637. The useful bandwidth is 100kHz.



Low Cost, Low Power True RMS-to-DC Converter

AD736

FEATURES COMPUTES

True RMS Value
Average Rectified Value
Absolute Value

PROVIDES

200mV Full-Scale Input Range (Larger Inputs with Input Attenuator) High Input Impedance of $10^{12}\Omega$ Low Input Bias Current: 25pA max High Accuracy: ± 0.3 mV ± 0.3 % of Reading RMS Conversion with Signal Crest Factors Up to 5 Wide Power Supply Range: +2.8V, -3.2V

to ±16.5V
Low Power: 200 µA max Supply Current
Buffered Voltage Output

No External Trims Needed for Specified Accuracy AD737 – An Unbuffered Voltage Output Version with Chip Power Down Is Also Available

PRODUCT DESCRIPTION


The AD736 is a low power, precision, monolithic true rms-to-dc converter. It is laser trimmed to provide a maximum error of ± 0.3 mV ± 0.3 % of reading with sine-wave inputs. Furthermore, it maintains high accuracy while measuring a wide range of input waveforms, including variable duty cycle pulses and triac (phase) controlled sine waves. The low cost and small physical size of this converter make it suitable for upgrading the performance of non-rms "precision rectifiers" in many applications. Compared to these circuits, the AD736 offers higher accuracy at equal or lower cost.

The AD736 can compute the rms value of both ac and dc input voltages. It can also be operated ac coupled by adding one external capacitor. In this mode, the AD736 can resolve input signal levels of $100\mu V$ rms or less, despite variations in temperature or supply voltage. High accuracy is also maintained for input waveforms with crest factors of 1 to 3. In addition, crest factors as high as 5 can be measured (while introducing only 2.5% additional error) at the 200mV full-scale input level.

The AD736 has its own output buffer amplifier, thereby providing a great deal of design flexibility. Requiring only $200\mu A$ of power supply current, the AD736 is optimized for use in portable multimeters and other battery powered applications.

The AD736 allows the choice of two signal input terminals: a high impedance $(10^{12}\Omega)$ FET input which will directly interface with high Z input attenuators and a low impedance $(8k\Omega)$ input

FUNCTIONAL BLOCK DIAGRAM



which allows the measurement of 300mV input levels, while operating from the minimum power supply voltage of +2.8V, -3.2V. The two inputs may be used either singly or differentially.

The AD736 achieves a 1% of reading error bandwidth exceeding 10kHz for input amplitudes from 20mV rms to 200mV rms while consuming only 1mW.

The AD736 is available in four performance grades. The AD736J and AD736K grades are rated over the commercial temperature range of 0 to $+70^{\circ}$ C. The AD736A and AD736B grades are rated over the industrial temperature range of -40° C to $+85^{\circ}$ C.

The AD736 is available in three low-cost 8-pin packages: plastic mini-DIP, plastic SO and hermetic cerdip.

PRODUCT HIGHLIGHTS

- The AD736 is capable of computing the average rectified value, absolute value or true rms value of various input signals.
- Only one external component, an averaging capacitor, is required for the AD736 to perform true rms measurement.
- 3. The low power consumption of lmW makes the AD736 suitable for many battery powered applications.
- 4. A high input impedance of $10^{12}\Omega$ eliminates the need for an external buffer when interfacing with input attenuators.
- A low impedance input is available for those applications requiring up to 300mV rms input signal operating from low power supply voltages.

AD736—SPECIFICATIONS (@ +25°C ±5V supplies, ac coupled with 1kHz sine-wave input applied unless otherwise noted.)

0.00		AD736J/A			AD736K/B			Wales Bo	
Model	Conditions	Min	Тур	Max	Min	Тур	Max	Units	
RANSFER FUNCTION		V _{OUT}	VAvg.	V _{IN} ²)	V _{OUT}	VAvg. (VIN2)		
CONVERSION ACCURACY	1kHz Sine Wave				F. The L		PER SE		
Total Error, Internal Trim ¹	ac Coupled Using Cc	1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -							
All Grades	0-200mV rms		0.3/0.3	0.5/0.5		0.2/0.2	0.3/0.3	± mV/±% of Reading	
mangang au	200mV-1V rms	7	1.2	±2.0		1.2	±2.0	% of Reading	
T _{min} -T _{max} A&B Grades	(a 200mV rms	The same		0.7/0.7			0.5/0.5	± mV/ ± % of Reading	
J&K Grades	(a 200mV rms		0.007	0.,,,,,,		0.007		± % of Reading/°C	
vs. Supply Voltage		1 1 40						mentagen biggrown	
(a 200mV rms Input	$V_{\rm S} = 5 \text{V to} \pm 16.5 \text{V}$	0	+ 0.06	+0.1	0	+ 0.06	+0.1	%/V	
(a 200mV rms Input	$V_S \pm 5V$ to $\pm 3V$	0	0.18	-0.3	0	-0.18	-0.3	%/V	
dc Reversal Error, dc Coupled Nonlinearity ² , 0-200mV	(a 600mV dc (a 100mV rms	0	1.3	2.5 + 0.35	0	1.3 + 0.25	2.5 + 0.35	% of Reading % of Reading	
Total Error, External Trim	0-200mV rms	0	0.1/0.5	T 0.33	fransi	0.1/0.3	ant dista	± mV/ ± % of Reading	
ERROR vs. CREST FACTOR ³		110				10 40	le sons	seant total defi-	
Crest Factor 1 to 3	$C_{AV}, C_F = 100 \mu F$		0.7			0.7		% Additional Error	
Crest Factor = 5	$C_{AV}, C_F = 100 \mu F$		2.5		enthes	2.5	WHIE. 0:	% Additional Error	
NPUT CHARACTERISTICS		0 aV -	17 Y 11 Y	C 01 0	J averse	anol Creat F	with Sh	RMS Conversion	
High Impedance Input (Pin 2)		The state of			VS.8-	.V8.S+ :ei		Wide Power Sup	
Signal Range								VEAL+ of	
Continuous rms Level	$V_S + 2.8V, 3.2V$			200	No.		200	mV rms V rms	
Continuous rms Level	$V_S \pm 5V \text{ to } \pm 16.5V$ $V_S + 2.8V, 3.2V$			1	±0.9		Dutput	Vrms	
Peak Transient Input Peak Transient Input	$V_S = \pm 5V$	±0.9	± 2.7		The state of the s	± 2.7		No External TrV	
Peak Transient Input	$V_{S} = \pm 16.5V$	±4.0	-2.7		±4.0			WU HA - TETOA	
Input Resistance	e measurement of 30	th allows th	1012		eldelis	1012		with Chip Page	
Input Bias Current	±5V mominion ori	aring from	1	25	DIUDIIN	WA PRIA WI	25	pA	
Low Impedance Input (Pin 1)	o inputs may be use	2V. The tw						DUCT DESCRIP	
Signal Range		rentially.			Alexan at Ma				
Continuous rms Level	$V_S = +2.8V, -3.2V$	AD736 act		300		sion, monoli		III A IIII2	
Continuous rms Level Peak Transient Input	$V_S = \pm 5V \text{ to } \pm 16.5V$ $V_S = +2.8 \text{ V}, -3.2V$	ta for inou		1 0 103		±1.7		V ms si a V m	
Peak Transient Input	V + 5V		± 3.8		11073 12010	± 3.8		V	
Peak Transient Input	$V_S = \pm 16.5V$	e consumue	±11			± 11		A COOR HIGH SOURTH	
Input Resistance	vailabie in four perfe	6.4	8	9.6		oca cub sic		kΩ	
Maximum Continuous Non-	ades are rated over	ADTEGIA						e) controlled sine v	
Destructive Input	All Supply Voltages	+ of 0 to s		±12				V p-p	
Input Offset Voltage ⁴ J&K Grades	ac Coupled	i over the n						" amt-non lo sons	
A&B Grades	woil south of sideliev	AD736 is		±3 ±3	ne rongin		±3	mV mV	
vs. Temperature	ic SO and herenede	pale AIG-		30	Dan His	8	30	μV/°C	
vs. Supply	$V_S = \pm 5V \text{ to } \pm 16.5V$		50	150	has and	rad 50 pulsy	150	μV/V on the design	
vs. Supply	$V_S = \pm 5V \text{ to } \pm 3V$	B TOUGH	80	Ismoreo e	eto gnibbi	w 80 mago	eraied ac	μV/V	
OUTPUT CHARACTERISTICS	sugmoo to sidequo a	be AD736	T.1	inas	a mgni v	of dear resolv	the AD7	nor, in this mode,	
Output Offset Voltage	te value or true cms	doeds , orbe						100 mm Vu001 10	
J&K Grades		, Hings	±0.1	±0.5		± 0.1		y voltage. Hig Vm	
A&B Grades	nus - responsible formation for the first formation fo	naly one ex		±0.5		to 3. In addi	±0.3	mV ₂₅₇₅ diw amio	
vs. Temperature	$V_S = \pm 5V \text{ to } \pm 16.5V$	tol hatigas		130	The second second	50	20 130	μV/°C μV/V	
vs. Supply	$V_S = \pm 5V \text{ to } \pm 3V$	tor manning	50	150	lavel	50	ui Vario	μV/V	
Output Voltage Swing	I lo noisgamesnos to	ne low pow			vitazouti.			(D736 has its own o	
2kΩ Load	$V_S = +2.8V, -3.2V$	0 to +1.6			0 to +1.6	+1.7		n deal of design Ve	
2kΩ Load	$V_S = \pm 5V$ $V_{-} = \pm 16.5V$	0 to +3.6	+3.8		0 to +3.6	+3.8		y carrent, the Av	
2kΩ Load No Load	$V_S = \pm 16.5V$ $V_S = \pm 16.5V$	0 to +4 0 to +4	+12		0 to +4	+ 12		dvedto bou attem	
Output Current									
Short-Circuit Current	daliava si tuqui esus	2 mi wol			Marion 100	ni fungia owi		mA mA	
Output Resistance	@ dc	de Surante	0.2		ANY SHIP I	0.2		Ω	
FREQUENCY RESPONSE	10308709	uddae maa		marketa day	10) 02010	original money	- V70/A		
High Impedance Input (Pin 2)					100 100				
For 1% Additional Error	Sine-Wave Input								
$V_{IN} = 1 \text{mV rms}$			1			1		kHz	
$V_{IN} = 10 \text{mV rms}$ $V_{IN} = 100 \text{mV rms}$			6 37			6		kHz	
$V_{IN} = 100 \text{mV rms}$ $V_{IN} = 200 \text{mV rms}$			33			37 33		kHz kHz	
± 3dB Bandwidth	Sine-Wave Input	Page 1946			E 6 10 8 12 18				
$V_{IN} = 1mV rms$			5			5		kHz	
$V_{IN} = 10 \text{mV rms}$			55		6.7 12 5.7	55		kHz	
$V_{IN} = 100 \text{mV rms}$			170			170		kHz	
$V_{IN} = 200 \text{mV rms}$			190			190		kHz	

TEMPERATURE RANGE Operating, Rated Performance Commercial (0 to +70°C) Industrial (-40°C to +85°C)	l Figure 3 vs. Sug	Input Leve	AD736J AD736A	e 2. Ma apply V	Figur vs. 1	AD7	36K	et Error ı		igura t. Ad upply Volta
POWER SUPPLY Operating Voltage Range Quiescent Current 200mV rms, No Load	Zero Signal Sine-Wave Input	+2.8, -3.2	±5 160 230	± 16.5 200 270	+2.8, -3.2	±5 160 230	67	± 16.5 200 270	Volts μΑ μΑ	a a s
$\begin{aligned} V_{IN} &= 1 m V rms \\ V_{IN} &= 10 m V rms \\ V_{IN} &= 100 m V rms \\ V_{IN} &= 200 m V rms \end{aligned}$			5 55 350 460	1		5 55 350 460	OI os	VASC SURE :	kHz kHz kHz kHz	Vin -
$V_{IN} = 100 \text{mV rms}$ $V_{IN} = 200 \text{mV rms}$ $\pm 3 \text{dB Bandwidth}$	Sine-Wave Input	cur A	90		1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	90			kHz	
FREQUENCY RESPONSE Low Impedance Input (Pin 1) For 1% Additional Error V _{IN} = 1mV rms V _{IN} = 10mV rms	Sine-Wave Input		1 6 90		1 10 10 10 10 10 10 10 10 10 10 10 10 10	1 6 90			kHz kHz kHz	

NOTES

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
AD736JN	0°C to +70°C	Plastic Mini-DIP	N-8
AD736KN	0°C to +70°C	Plastic Mini-DIP	N-8
AD736JR	0°C to +70°C	Plastic SOIC	R-8
AD736KR	0°C to +70°C	Plastic SOIC	R-8
AD736AQ	-40°C to +85°C	Cerdip	Q-8
AD736BQ	-40°C to +85°C	Cerdip	Q-8

^{*}For outline information see Package Information section.

ABSOLUTE MAXIMUM RATINGS1

Supply Voltage ± 16.5V
Internal Power Dissipation ² 200mW
Input Voltage $\pm V_S$
Output Short-Circuit Duration Indefinite
Differential Input Voltage + V _S and - V _S
Storage Temperature Range (Q)65°C to +150°C
Storage Temperature Range $(N, R) \dots -65^{\circ}C$ to $+ 125^{\circ}C$
Operating Temperature Range
Operating Temperature Range AD736J/K 0 to +70°C
AD736A/B40°C to +85°C
Lead Temperature Range (Soldering 60sec) + 300°C

¹Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

- ²8-Pin Plastic Package: $\theta_{JA} = 165^{\circ}\text{C/W}$ 8-Pin Cerdip Package: $\theta_{IA} = 110^{\circ}\text{C/W}$
- 8-Pin Small Outline Package: $\theta_{JA} = 155^{\circ}$ C/W

¹Accuracy is specified with the AD736 connected as shown in Figure 16 with capacitor C_C.

²Nonlinearity is defined as the maximum deviation (in percent error) from a straight line connecting

the readings at 0 and 200mV rms. Output offset voltage is adjusted to zero.

³Error vs. Crest Factor is specified as additional error for a 200mV rms signal. C.F. = V_{PEAK}/V rms. ⁴DC offset does not limit ac resolution.

Specifications are subject to change without notice.

Specifications shown in **boldface** are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels.

AD736—Typical Characteristics




Figure 1. Additional Error vs. Supply Voltage

Figure 2. Maximum Input Level vs. Supply Voltage

Figure 3. Peak Buffer Output vs. Supply Voltage




Figure 4. Frequency Response Driving Pin 1

Figure 5. Frequency Response
Driving Pin 2

Figure 6. Additional Error vs. Crest Factor vs. C_{AV}





Figure 7. Additional Error vs. Temperature

Figure 8. DC Supply current vs. RMS Input Level

Figure 9. – 3dB Frequency vs. RMS Input Level (Pin 2)



 $V_{IN} = 200 \text{mV rms}$ $C_C = 47 \mu \text{F}, C_F = 47 \mu \text{F}$ $V_S = \pm 5 \text{V}$ 10 100 1k FREQUENCY - Hz






Figure 10. Error vs. RMS Input Voltage (Pin 2), Output Buffer Offset Is Adjusted To Zero

Figure 11. C_{AV} vs. Frequency for Figure 12. RMS Input Level vs. Specified Averaging Error Frequency for Specified

Averaging Error








Figure 13. Pin 2 Input Bias Current vs. Supply Voltage

Figure 14. Settling Time vs. RMS Input Level for Various Values of CAV

Figure 15. Pin 2 Input Bias Current vs. Temperature

CALCULATING SETTLING TIME USING FIGURE 14

The graph of Figure 14 may be used to closely approximate the time required for the AD736 to settle when its input level is reduced in amplitude. The net time required for the rms converter to settle will be the difference between two times extracted from the graph - the initial time minus the final settling time. As an example, consider the following conditions: a 33µF averaging capacitor, an initial rms input level of 100mV and a final (reduced) input level of 1mV. From Figure 14, the initial settling time (where the 100mV line intersects the 33µF line) is around 80ms.

The settling time corresponding to the new or final input level of 1mV is approximately 8 seconds. Therefore, the net time for the circuit to settle to its new value will be 8 seconds minus 80ms which is 7.92 seconds. Note that, because of the smooth decay characteristic inherent with a capacitor/diode combination, this is the total settling time to the final value (i.e., not the settling time to 1%, 0.1%, etc., of final value). Also, this graph provides the worst case settling time, since the AD736 will settle very quickly with increasing input levels.

TYPES OF AC MEASUREMENT

The AD736 is capable of measuring ac signals by operating as either an average responding or a true rms-to-dc converter. As its name implies, an average responding converter computes the average absolute value of an ac (or ac and dc) voltage or current by full wave rectifing and low-pass filtering the input signal; this will approximate the average. The resulting output, a dc "average" level, is then scaled by adding (or reducing) gain; this scale factor converts the dc average reading to an rms equivalent value for the waveform being measured. For example, the average absolute value of a sine-wave voltage is 0.636 that of $V_{\rm PEAK}$; the corresponding rms value is 0.707 times $V_{\rm PEAK}$. Therefore, for sine-wave voltages, the required scale factor is 1.11 (0.707 divided by 0.636).

In contrast to measuring the "average" value, true rms measurement is a "universal language" among waveforms, allowing the magnitudes of all types of voltage (or current) waveforms to be compared to one another and to dc. RMS is a direct measure of the power or heating value of an ac voltage compared to that of dc: an ac signal of 1 volt rms will produce the same amount of heat in a resistor as a 1 volt dc signal.

Mathematically, the rms value of a voltage is defined (using a simplified equation) as:

V rms =
$$\sqrt{\text{Avg.}(V^2)}$$

This involves squaring the signal, taking the average, and then obtaining the square root. True rms converters are "smart rectifiers": they provide an accurate rms reading regardless of the type of waveform being measured. However, average responding converters can exhibit very high errors when their input signals deviate from their precalibrated waveform; the magnitude of the error will depend upon the type of waveform being measured. As an example, if an average responding converter is calibrated to measure the rms value of sine-wave voltages, and then is used to measure either symmetrical square waves or de voltages, the converter will have a computational error 11% (of reading) higher than the true rms value (see Table I).

AD736 THEORY OF OPERATION

As shown by Figure 16, the AD736 has five functional subsections:

input amplifier, full-wave rectifier, rms core, output amplifier and bias sections. The FET input amplifier allows both a high impedance, buffered input (Pin 2) or a low impedance, wide-dynamic-range input (Pin 1). The high impedance input, with its low input bias current, is well suited for use with high impedance input attenuators.

The output of the input amplifier drives a full wave precision rectifier, which in turn, drives the rms core. It is in the core that the essential rms operations of squaring, averaging and square rooting are performed, using an external averaging capacitor, C_{AV} . Without C_{AV} , the rectified input signal travels through the core unprocessed, as is done with the average responding connection (Figure 17).

A final subsection, an output amplifier, buffers the output from the core and also allows optional low-pass filtering to be performed via external capacitor, $C_{\rm F}$, connected across the feedback path of the amplifier. In the average responding connection, this is where all of the averaging is carried out. In the rms circuit, this additional filtering stage helps reduce any output ripple which was not removed by the averaging capacitor, $C_{\rm AV}$.




Figure 16. AD736 True RMS Circuit

Waveform Type 1 Volt Peak Amplitude	Crest Factor (V _{PEAK} /V rms)	True rms Value	Average Responding Circuit Calibrated to Read rms Value of Sine Waves Will Read	% of Reading Error* Using Average Responding Circuit
Undistorted Sine Wave	1.414 goila	0.707V	0.707V	0% bosu ed
Symmetrical Square Wave	1.00	1.00V	1.11V	+11.0%
Undistorted Triangle Wave	1.73	0.577V	0.555V	-3.8%
Gaussian Noise (98% of Peaks <1 V)	time to 1%	oithes (les	0.295V	-11.4%
Rectangular Pulse Train	2 10	0.5V 0.1V	0.278V 0.011V	- 44% - 89%
SCR Waveforms 50% Duty Cycle 25% Duty Cycle	2 4.7	0.495V 0.212V	0.354V 0.150V	- 28% - 30%

 $[\]label{eq:second_equation} \star\%\,\text{of Reading Error} = \frac{\text{Average Responding Value-True}\,\text{rms Value}}{\text{True}\,\text{rms Value}} \times 100\%$

Table I. Error Introduced by an Average Responding Circuit When Measuring Common Waveforms

Applying the AD736

RMS MEASUREMENT – CHOOSING THE OPTIMUM VALUE FOR C_{AV}

Since the external averaging capacitor, C_{AV}, "holds" the rectified input signal during rms computation, its value directly affects the accuracy of the rms measurement, especially at low frequencies. Furthermore, because the averaging capacitor appears across a diode in the rms core, the averaging time constant will increase exponentially as the input signal is reduced. This means that as the input level decreases, errors due to nonideal averaging will reduce while the time it takes for the circuit to settle to the new rms level will increase. Therefore, lower input levels allow the circuit to perform better (due to increased averaging) but increase the waiting time between measurements. Obviously, when selecting C_{AV}, a trade-off between computational accuracy and settling time is required.




Figure 17. AD736 Average Responding Circuit

RAPID SETTLING TIMES VIA THE AVERAGE RESPONDING CONNECTION (FIGURE 17)

Because the average responding connection does not use the C_{AV} averaging capacitor, its settling time does not vary with input signal level; it is determined solely by the RC time constant of C_F and the internal $8k\Omega$ resistor in the output amplifier's feedback path.

DC ERROR, OUTPUT RIPPLE, AND AVERAGING FROM

Figure 18 shows the typical output waveform of the AD736 with a sine-wave input applied. As with all real-world devices, the ideal output of $V_{\rm OUT} = V_{\rm IN}$ is never exactly achieved; instead, the output contains both a dc and an ac error component.




Figure 18. Output Waveform for Sine-Wave Input Voltage

As shown, the dc error is the difference between the average of the output signal (when all the ripple in the output has been removed by external filtering) and the ideal dc output. The dc error component is therefore set solely by the value of averaging capacitor used -no amount of post filtering (i.e., using a very large C_F) will allow the output voltage to equal its ideal value. The ac error component, an output ripple, may be easily removed by using a large enough post filtering capacitor, C_F .

In most cases, the combined magnitudes of both the dc and ac error components need to be considered when selecting appropriate values for capacitors C_{AV} and C_{F} . This combined error, representing the maximum uncertainty of the measurement is termed the "averaging error" and is equal to the peak value of the output ripple plus the dc error.

As the input frequency increases, both error components decrease rapidly: if the input frequency doubles, the dc error and ripple reduce to 1/4 and 1/2 their original values, respectively, and rapidly become insignificant.

AC MEASUREMENT ACCURACY AND CREST FACTOR

The crest factor of the input waveform is often overlooked when determining the accuracy of an ac measurement. Crest factor is defined as the ratio of the peak signal amplitude to the rms amplitude (C.F. = $V_{\rm PEAK}/V$ rms). Many common waveforms, such as sine and triangle waves, have relatively low crest factors (\leq 2). Other waveforms, such as low duty cycle pulse trains and SCR waveforms, have high crest factors. These types of waveforms require a long averaging time constant (to average out the long time periods between pulses). Figure 6 shows the additional error vs. crest factor of the AD736 for various values of C_{AV} .

SELECTING PRACTICAL VALUES FOR INPUT COUPLING (C_C), AVERAGING (C_{AV}) AND FILTERING (C_F) CAPACITORS

Table II provides practical values of C_{AV} and C_F for several common applications.

Application	rms Input Level	Low Frequency Cutoff (-3dB)	Max Crest Factor	CAV	C _F	Settling Time* to 1%
General Purpose rms Computation	0-1V ASSECUTE	20Hz 200Hz	5	150μF 15μF	10μF 1μF	360ms 36ms
D.C.	0-200mV	20Hz 200Hz	5	33μF 3.3μF	10μF 1μF	360ms 36ms
General Purpose Average Responding	0-1V	20Hz 200Hz		None None	33μF 3.3μF	1.2sec 120ms
	0-200mV	20Hz 200Hz		None None	33μF 3.3μF	1.2sec 120ms
SCR Waveform Measurement	0-200mV	50Hz 60Hz	5	100μF 82μF	33μF 27μF	1.2sec 1.0sec
	0-100mV	50Hz 60Hz	5 5	50μF 47μF	33μF 27μF	1.2sec 1.0sec
Audio Applications						
Speech	0-200mV	300Hz	3	1.5µF	0.5μF	18ms
Music	0-100mV	20Hz	10	100μF	68μF	2.4sec

Settling time is specified over the stated rms input level with the input signal increasing from zero. Settling times will be greater for decreasing amplitude input signals.

Table II. AD737 Capacitor Selection Chart

The input coupling capacitor, C_C , in conjunction with the okaz internal input scaling resistor, determine the -3dB low frequency rolloff. This frequency, F_L is equal to:

$$F_L = \frac{1}{2\pi (8,000) \text{ (The Value of } C_C \text{ in Farads)}}$$

-30% (-3dB) of reading. To reduce this error to 0.5% of reading, choose a value of C_C that sets F_L at one tenth the lowest frequency to be measured.

In addition, if the input voltage has more than 100mV of dc offset, than the ac coupling network shown in Figure 21 should be used in addition to capacitor C_C .

Applications Circuits




Figure 19. AD736 with a High Impedance Input Attenuator




Figure 20. Differential Input Connection




Figure 21. External Output Vos Adjustment




Figure 22. Battery Powered Option




Figure 23. Low Z, AC Coupled Input Connection

True RMS-to-DC Converter

AD737

FEATURES COMPUTES

True RMS Value Average Rectified Value Absolute Value

PROVIDES

200mV Full-Scale Input Range (Larger Inputs with Input Attenuator) Direct Interfacing with 3 1/2 Digit CMOS A/D Converters

Power Down Feature Which Reduces Supply Current

High Input Impedance: $10^{12} \Omega$ Low Input Bias Current: 25 pA max

High Accuracy: ± 0.2 mV $\pm 0.3\%$ of Reading RMS Conversion with Signal Crest Factors Up to 5

Wide Power Supply Range: +2.8 V, −3.2 V

to ±16.5 V

Low Power: 160 μA max Supply Current
No External Trims Needed for Specified Accuracy
AD736 – A General Purpose, Buffered Voltage
Output Version Also Available

PRODUCT DESCRIPTION


The AD737 is a low power, precision, monolithic true rms-to-dc converter. It is laser trimmed to provide a maximum error of $\pm 0.2~\text{mV}~\pm 0.3\%$ of reading with sine wave inputs. Furthermore, it maintains high accuracy while measuring a wide range of input waveforms, including variable duty cycle pulses and triac (phase) controlled sine waves. The low cost and small physical size of this converter make it suitable for upgrading the performance of non-rms "precision rectifiers" in many applications. Compared to these circuits, the AD737 offers higher accuracy at equal or lower cost.

The AD737 can compute the rms value of both ac and dc input voltages. It can also be operated ac coupled by adding one external capacitor. In this mode, the AD737 can resolve input signal levels of 100 μV rms or less, despite variations in temperature or supply voltage. High accuracy is also maintained for input waveforms with crest factors of 1 to 3. In addition, crest factors as high as 5 can be measured (while introducing only 2.5% additional error) at the 200 mV full-scale input level.

The AD737 has no output buffer amplifier, thereby significantly reducing dc offset errors occurring at the output. This allows the device to be highly compatible with high input impedance A/D converters.

Requiring only 160 μA of power supply current, the AD737 is optimized for use in portable multimeters and other battery

FUNCTIONAL BLOCK DIAGRAM



powered applications. This converter also provides a "power down" feature which reduces the power supply standby current to less than 30 µA.

The AD737 allows the choice of two signal input terminals: a high impedance $(10^{12}~\Omega)$ FET input which will directly interface with high Z input attenuators and a low impedance $(8~k\Omega)$ input which allows the measurement of 300 mV input levels while operating from the minimum power supply voltage of +2.8~V, -3.2~V. The two inputs may be used either singly or differentially.

The AD737 achieves a 1% of reading error bandwidth exceeding 10 kHz for input amplitudes from 20 mV rms to 200 mV rms while consuming only 0.72 mW.

The AD737 is available in four performance grades. The AD737J and AD737K grades are rated over the commercial temperature range of 0 to $+70^{\circ}$ C. The AD737A and AD737B grades are rated over the industrial temperature range of -40° C to $+85^{\circ}$ C.

The AD737 is available in three low cost, 8-pin packages: plastic mini-DIP, plastic SO and hermetic cerdip.

PRODUCT HIGHLIGHTS

- The AD737 is capable of computing the average rectified value, absolute value or true rms value of various input signals.
- Only one external component, an averaging capacitor, is required for the AD737 to perform true rms measurement.
- The low power consumption of 0.72 mW makes the AD737 suitable for many battery powered applications.

4

AD737—SPECIFICATIONS $(@+25^{\circ}C, \pm 5 \text{ V supplies, ac coupled with 1 kHz sine wave input applied unless otherwise noted.)}$

Model	Conditions	Min	AD737J/A Typ	Max	Min	AD737K/B Typ	Max	Units
TRANSFER FUNCTION	m. enni on	Vout	$= -\sqrt{Avg}$.	$\overline{(V_{IN}^2)}$	V _{OUT} =	$=-\sqrt{Avg}$.	$\overline{(V_{IN}^2)}$	mak tool (20015-15)
CONVERSION ACCURACY Total Error, Internal Trim ¹ All Grades	1 kHz Sine Wave AC Coupled Using C _C 0-200 mV rms 200 mV-1 V rms		0.2/0.3	0.4/0.5 ±2.0		0.2/0.2 -1.2	0.2/0.3 ±2.0	±mV/±% of Reading % of Reading
T _{min} -T _{max} A&B Grades J&K Grades vs. Supply Voltage	@ 200 mV rms @ 200 mV rms		0.007	0.5/0.7		0.007	0.3/0.5	±mV/±% of Reading ±% of Reading/°C
@ 200 mV rms Input @ 200 mV rms Input @ 200 mV rms Input dc Reversal Error, dc Coupled Nonlinearity ² , 0–200 mV Total Error, External Trim	V _S = ±5 V to ±16.5 V V _S = ±5 V to ±3 V @ 600 mV dc @ 100 mV rms 0-200 mV rms	0 0	+0.06 -0.18 1.3 +0.25 0.1/0.2	+0.1 -0.3 2.5 +0.35	0 0	+0.06 -0.18 1.3 +0.25 0.1/0.2	+0.1 -0.3 2.5 +0.35	%/V %/V % of Reading % of Reading ±mV/±% of Reading
ERROR VS. CREST FACTOR ³ Crest Factor 1 to 3 Crest Factor = 5	$C_{AV}, C_{F} = 100 \mu F$ $C_{AV}, C_{F} = 100 \mu F$	S av	0.7 2.5		(notsur	0.7 2.5	Tugal de politico e Sidemon	% Additional Error % Additional Error
INPUT CHARACTERISTICS High Impedance Input (Pin 2) Signal Range	BATH AND SECTION	E REWE	909	y Ourons	uces Suppl	ibafi dala	eretrisymol NV prutie	CMOS A/D C Power Down B
Continuous rms Level Continuous rms Level Peak Transient Input Peak Transient Input Peak Transient Input Input Resistance	$V_S = +2.8 \text{ V}, -3.2 \text{ V}$ $V_S = \pm 5 \text{ V} \text{ to } \pm 16.5 \text{ V}$ $V_S = +2.8 \text{ V}, -3.2 \text{ V}$ $V_S = \pm 5 \text{ V}$ $V_S = \pm 16.5 \text{ V}$	±0.9	±2.7	200 1	±0.9	±2.7	Vm S.0.±	mV rms V rms V V V
Input Bias Current Low Impedance Input (Pin 1) Signal Range Continuous rms Level	$V_S = \pm 5 \text{ V}$ $V_S = \pm 2.8 \text{ V}, -3.2 \text{ V}$	red appli	awob	300			25 300 arri	pA mV rms
Continuous rms Level Peak Transient Input Peak Transient Input Peak Transient Input Input Resistance	$V_S = \pm 5 \text{ V to } \pm 16.5 \text{ V}$ $V_S = +2.8 \text{ V}, -3.2 \text{ V}$ $V_S = \pm 5 \text{ V}$ $V_S = \pm 16.5 \text{ V}$	6.4	±1.7 ±3.8 ±11 8	9.6	6.4	±1.7 ±3.8 ±11 8	ighel Purp	V rms V V V V kΩ
Maximum Continuous Nondestructive Input Input Offset Voltage ⁴ J&K Grades	All Supply Voltages ac Coupled	ngh 2 m i allows t ting from		±12	iera shihilon mumikana		±12	V p-p
A&B Grades vs. Temperature vs. Supply vs. Supply	$V_S = \pm 5 \text{ V to } \pm 16.5 \text{ V}$ $V_S = \pm 5 \text{ V to } \pm 3 \text{ V}$	V. The l entially. AD737 ac	8 50 80	±3 30 150	esuring a w ty cycle pult w cost and t	8 50	±3 30 150	mV μV/°C μV/V μV/V
OUTPUT CHARACTERISTICS Output Voltage Swing No Load	V _S = +2.8 V, -3.2 V	0 to -1.6	152 01 eliebe 5 –1.7	eding the	0 to −1.6		eor antionity	ysical size of this of riomance of nga-ri
No Load No Load Output Resistance	$V_S = \pm 5 \text{ V}$ $V_S = \pm 16.5 \text{ V}$ @ dc	0 to -3.3 0 to -4 6.4		9.6	0 to -3.3 0 to -4 6.4	-3.4 -5 8	9.6	ov at equal or 1V er Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω Ω
FREQUENCY RESPONSE High Impedance Input (Pin 2) For 1% Additional Error V _{IN} = 1 mV rms	Sine Wave Input	s are rate 8°C.	sheng 8+ of	-page and -page the	both me and d by adding n resolve in		ete the mu e operated : node; the <i>i</i>	d cale can also de disconsiderate de la companya de
$V_{IN} = 10 \text{ mV rms}$ $V_{IN} = 100 \text{ mV rms}$ $V_{IN} = 200 \text{ mV rms}$	available in three low toe SO and hemetic		0		nons in terri sintained fe addition, cr	37 8 2		kHz kHz kHz
± 3 dB Bandwidth $V_{IN}=1$ mV rms $V_{IN}=10$ mV rms $V_{IN}=100$ mV rms $V_{IN}=100$ mV rms $V_{IN}=200$ mV rms	Sine Wave Input	ONOTE & se ADUS lue, abso	5 55 170 190		incing only t level. s, thereby s	55 170		kHz kHz kHz kHz
FREQUENCY RESPONSE Low Impedance Input (Pin 1) For 1% Additional Error V _{IN} = 1 mV rms	Sine Wave Input	to size vic ol beniuj		podance	ndi Juque eni negai dg	id dilivi el la vidi la la	ns occount y companib	e device to be high! O conventen kHz
$V_{IN} = 10 \text{ mV rms}$ $V_{IN} = 100 \text{ mV rms}$ $V_{IN} = 200 \text{ mV rms}$	wer consumption of 0 many battery powere	og wal si not skini	6		urrent, the and other be	90		kHz kHz kHz kHz
± 3 dB Bandwidth $V_{IN} = 1$ mV rms $V_{IN} = 10$ mV rms $V_{IN} = 100$ mV rms $V_{IN} = 200$ mV rms	Sine Wave Input		5 55 350 460			5 55 350 460		kHz kHz kHz kHz

	п	
r,	п	
A	ш	
	н	

Model		A	D737J/A		AD737K/B				
	Conditions	Min	Тур	Max	Min	Тур	Max	Units	
POWER SUPPLY Operating Voltage Range Quiescent Current V _{IN} = 200 mV rms, No Load Power Down Mode Current	Zero Signal Sine Wave Input Pin 3 tied to +V _S	+2.8,-3.2	±5 120 170 25	±16.5 160 210 40	+2.8,-3.2	±5 120 170 25	±16.5 160 210 40	V μΑ μΑ μΑ	0.0
Operating, Rated Performance Commercial (0 to +70°C) Industrial (-40°C to +85°C)	m		AD737J AD737A			AD737K AD737B			0.0

NOTES

 1 Accuracy is specified with the AD737 connected as shown in Figure 16 with capacitor C_{C} .

²Nonlinearity is defined as the maximum deviation (in percent error) from a straight line connecting the readings at 0 and 200 mV rms.

³Error vs. Crest Factor is specified as additional error for a 200 mV rms signal. C.F. = V_{PEAK}/V rms.

⁴DC offset does not limit ac resolution.

Specifications shown in **boldface** are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS1

INDUCEULE WILLIAM COM MITTINGS
Supply Voltage
Internal Power Dissipation ² 200 mW
Input Voltage $\pm V_S$
Output Short-Circuit Duration Indefinite
Differential Input Voltage+V _S and -V _S
Storage Temperature Range (Q)65°C to +150°C
Storage Temperature Range (N, R)65°C to +125°C
Operating Temperature Range
AD737J/K 0 to +70°C
AD737A/B40°C to +85°C
Lead Temperature Range (Soldering 60 sec)+300°C

NOTES


¹Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


²8-Pin Plastic Package: $\theta_{JA} = 165^{\circ}\text{C/W}$ 8-Pin Ceramic Package: $\theta_{JA} = 110^{\circ}\text{C/W}$ 8-Pin SOIC: $\theta_{JA} = 155^{\circ}\text{C/W}$.


ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option*	
AD737JN	0°C to +70°C	Plastic Mini-DIP	N-8	
AD737KN	0°C to +70°C	Plastic Mini-DIP	N-8	
AD737JR	0°C to +70°C	SOIC	R-8	
AD737KR	0°C to +70°C	SOIC	R-8	
AD737AQ	-40°C to +85°C	Cerdip	Q-8	
AD737BQ	-40°C to +85°C	Cerdip	Q-8	


*For outline information see Package Information section.








AD737—Typical Characteristics








Figure 5. Frequency Response Driving Pin 2

Figure 6. Additional Error vs. Crest Factor vs. C_{AV}






Figure 7. Additional Error vs. Temperature

Figure 8. DC Supply Current vs. RMS Input Level

Figure 9. 23dB Frequency vs. RMS Input Level (Pin 2)












Figure 10. Error vs. RMS Input Voltage (Pin 2) Using Circuit of Figure 21

Figure 11. C_{AV} vs. Frequency for Specified Averaging Error

Figure 12. RMS Input Level vs. Frequency for Specified Averaging Error








Figure 13. Pin 2 Input Bias Current vs. Supply Voltage

Figure 14. Settling Time vs. RMS Input Level for Various Values of $C_{\rm AV}$

Figure 15. Pin 2 Input Bias Current vs. Temperature

CALCULATING SETTLING TIME USING FIGURE 14

The graph of Figure 14 may be used to closely approximate the time required for the AD737 to settle when its input level is reduced in amplitude. The *net time* required for the rms converter to settle will be the *difference* between two times extracted from the graph — the initial time minus the final settling time. As an example, consider the following conditions: a 33 μ F averaging capacitor, an initial rms input level of 100 mV and a final (reduced) input level of 1 mV. From Figure 14, the initial settling time (where the 100 mV line intersects the 33 μ F line) is around

80 ms. The settling time corresponding to the new or final input level of 1 mV is approximately 8 seconds. Therefore, the net time for the circuit to settle to its new value will be 8 seconds minus 80 ms which is 7.92 seconds. Note that, because of the smooth decay characteristic inherent with a capacitor/diode combination, this is the total settling time to the final value (i.e., not the settling time to 1%, 0.1%, etc., of final value). Also, this graph provides the worst case settling time, since the AD737 will settle very quickly with increasing input levels.

TYPES OF AC MEASUREMENT

The AD737 is capable of measuring ac signals by operating as either an average responding or true rms to dc converter. As its name implies, an average responding converter computes the average absolute value of an ac (or ac & dc) voltage or current by full wave rectifying and low pass filtering the input signal; this will approximate the average. The resulting output, a dc "average" level, is then scaled by adding (or reducing) gain; this scale factor converts the dc average reading to an rms equivalent value for the waveform being measured. For example, the average absolute value of a sine wave voltage is 0.636 that of $V_{\rm PEAK}$; the corresponding rms value is 0.707 times $V_{\rm PEAK}$. Therefore, for sine wave voltages, the required scale factor is 1.11 (0.707 divided by 0.636).

In contrast to measuring the "average" value, true rms measurement is a "universal language" among waveforms, allowing the magnitudes of all types of voltage (or current) waveforms to be compared to one another and to dc. RMS is a direct measure of the power or heating value of an ac voltage compared to that of dc: an ac signal of 1 volt rms will produce the same amount of heat in a resistor as a 1 volt dc signal.

Mathematically, the rms value of a voltage is defined (using a simplified equation) as:

$$V rms = \sqrt{Avg. (V^2)}$$

This involves squaring the signal, taking the average, and then obtaining the square root. True rms converters are "smart rectifiers": they provide an accurate rms reading regardless of the type of waveform being measured. However, average responding converters can exhibit very high errors when their input signals deviate from their precalibrated waveform; the magnitude of the error will depend upon the type of waveform being measured. As an example, if an average responding converter is calibrated to measure the rms value of sine wave voltages, and then is used to measure either symmetrical square waves or dc voltages, the converter will have a computational error 11% (of reading) higher than the true rms value (see Table I).

AD737 THEORY OF OPERATION

As shown by Figure 16, the AD737 has four functional subsections: input amplifier, full wave rectifier, rms core and bias section. The FET input amplifier allows both a high impedance, buffered input (Pin 2) or a low impedance, wide-dynamic-range input (Pin 1). The high impedance input, with its low input bias current, is well suited for use with high impedance input attenuators. The input signal may be either dc or ac coupled to the input amplifier. Unlike other rms converters, the AD737 permits both direct and indirect ac coupling of the inputs. AC coupling is provided by placing a series capacitor between the input signal and Pin 2 (or Pin 1) for direct coupling and between Pin 1 and ground (while driving Pin 2) for indirect coupling.

The output of the input amplifier drives a full-wave precision rectifier, which in turn, drives the rms core. It is in the core that the essential rms operations of squaring, averaging and square rooting are performed, using an external averaging capacitor, C_{AV} . Without C_{AV} , the rectified input signal travels through the core unprocessed, as is done with the average responding connection (Figure 17).




Figure 16. AD737 True RMS Circuit

Waveform Type 1 Volt Peak Amplitude	Crest Factor (V _{PEAK} /V RMS)	True RMS Value	Average Responding Circuit Calibrated to Read RMS Value of Sine Waves Will Read	% of Reading Error* Average Responding Circuit
Undistorted Sine Wave	1.414	0.707 V	0.707 V	0%
Symmetrical Square Wave	1.00	1.00 V	1.11 V	+11.0%
Undistorted Triangle Wave	1.73	0.577 V	0.555 V	-3.8%
Gaussian Noise (98% of Peaks <1 V)	3	0.333 V	0.295 V	-11.4%
Rectangular	2	0.5 V	0.278 V	-44%
Pulse Train	10	0.1 V	0.011 V	-89%
SCR Waveforms 50% Duty Cycle	2	0.495 V	0.354 V	-28%
25% Duty Cycle	4.7	0.212 V	0.150 V	-30%

*% of Reading Error = $\frac{\text{Average Responding Value-True RMS Value}}{\text{True RMS Value}} \times 100\%$

Table I. Error Introduced by an Average Responding Circuit when Measuring Common Waveforms

A final subsection, the bias section, permits a "power down" function. This reduces the idle current of the AD737 from 160 μA down to a mere 30 μA . This feature is selected by tying Pin 3 to the $+V_S$ terminal. In the average responding connection, all of the averaging is carried out by an RC post filter consisting of an 8 k Ω internal scale-factor resistor connected between Pins 6 and 8 and an external averaging capacitor, C_F . In the rms circuit, this additional filtering stage helps reduce any output ripple which was not removed by the averaging capacitor, C_{AV} .

RMS MEASUREMENT – CHOOSING THE OPTIMUM VALUE FOR $C_{\rm AV}$

Since the external averaging capacitor, C_{AV} , "holds" the rectified input signal during rms computation, its value directly affects the accuracy of the rms measurement, especially at low frequencies. Furthermore, because the averaging capacitor appears across a diode in the rms core, the averaging time constant will increase exponentially as the input signal is reduced. This means that as the input level decreases, errors due to nonideal averaging will reduce while the time it takes for the circuit to settle to the new rms level will increase. Therefore, lower input levels allow the circuit to perform better (due to increased averaging) but increase the waiting time between measurements. Obviously, when selecting C_{AV} , a trade-off between computational accuracy and settling time is required.

RAPID SETTLING TIMES VIA THE AVERAGE RESPONDING CONNECTION (FIGURE 17)

Because the average responding connection does not use an averaging capacitor, its settling time does not vary with input signal level; it is determined solely by the RC time constant of $C_{\rm F}$ and the internal 8 k Ω output scaling resistor.




Figure 17. AD737 Average Responding Circuit

DC ERROR, OUTPUT RIPPLE, AND AVERAGING ERROR

Figure 18 shows the typical output waveform of the AD737 with a sine-wave input voltage applied. As with all real-world devices, the ideal output of $V_{\rm OUT} = V_{\rm IN}$ is never exactly achieved; instead, the output contains both a dc and an ac error component.

As shown, the dc error is the difference between the average of the output signal (when all the ripple in the output has been removed by external filtering) and the ideal dc output. The dc error component is therefore set solely by the value of averaging capacitor used—no amount of post filtering (i.e., using a very large C_F) will allow the output voltage to equal its ideal value.




Figure 18. Output Waveform for Sine Wave Input Voltage

The ac error component, an output ripple, may be easily removed by using a large enough post filtering capacitor, C_F.

In most cases, the combined magnitudes of both the dc and ac error components need to be considered when selecting appropriate values for capacitors $C_{\rm AV}$ and $C_{\rm F}$. This combined error, representing the maximum uncertainty of the measurement is termed the "averaging error" and is equal to the peak value of the output ripple plus the dc error. As the input frequency increases, both error components decrease rapidly: if the input frequency doubles, the dc error and ripple reduce to 1/4 and 1/2 their original values respectively and rapidly become insignificant.

AC MEASUREMENT ACCURACY AND CREST FACTOR

The crest factor of the input waveform is often overlooked when determining the accuracy of an ac measurement. Crest factor is defined as the ratio of the peak signal amplitude to the rms amplitude (CF = $V_{\rm PEAK}/V$ rms). Many common waveforms, such as sine and triangle waves, have relatively low crest factors (\geq 2). Other waveforms, such as low duty cycle pulse trains and SCR waveforms, have high crest factors. These types of waveforms require a long averaging time constant (to average out the long time periods between pulses). Figure 6 shows the additional error vs. crest factor of the AD737 for various values of $C_{\rm AV}$.

SELECTING PRACTICAL VALUES FOR INPUT COUPLING (C_c), AVERAGING (C_{av}) AND FILTERING (C_F) CAPACITORS

Table II provides practical values of C_{AV} and C_F for several common applications.

Application (CAR A)	RMS Input Level	Low Frequency Cutoff (-3 dB)	Max Crest Factor	C _{AV}	C _F	Settling Time* to 1%
General Purpose RMS Computation	0-1 V	20 Hz 200 Hz	5	150 μF 15 μF	10 μF 1 μF	360 ms 36 ms
5 1 1 46	0-200 mV	20 Hz 200 Hz	5	33 μF 3.3 μF	10 μF 1 μF	360 ms 36 ms
General Purpose Average Responding	0-1 V	20 Hz 200 Hz	- Land	None None	33 μF 3.3 μF	1.2 sec 120 ms
Responding	0-200 mV	20 Hz 200 Hz	SEPTON:	None None	33 μF 3.3 μF	1.2 sec 120 ms
SCR Waveform Measurement	0-200 mV	50 Hz 60 Hz	5	100 μF 82 μF	33 μF 27 μF	1.2 sec 1.0 sec
M ED THE CO	0-100 mV	50 Hz 60 Hz	5 all 5	50 μF 47 μF	33 μF 27 μF	1.2 sec 1.0 sec
Audio Applications			*11 ==			
Speech	0-200 mV	300 Hz	300	1.5 μF	0.5 μF	18 ms
Music	0-100 mV	20 Hz	10	100 μF	68 μF	2.4 sec

^{*}Settling time is specified over the stated rms input level with the input signal increasing from zero. Settling times will be greater for decreasing amplitude input signals.

Table II. AD737 Capacitor Selection Chart

AD737

The input coupling capacitor, C_C , in conjunction with the 8 k Ω internal input scaling resistor, determine the -3 dB low frequency rolloff. This frequency, F_L , is equal to:

$$F_L = \frac{1}{2\pi \ (8,000) \ (The \ Value \ of \ C_C \ in \ Farads)}$$

Note that at F_L, the amplitude error will be approximately

-30% (-3 dB) of reading. To reduce this error to 0.5% of reading, choose a value of C_C that sets F_L at one tenth the lowest frequency to be measured.

In addition, if the input voltage has more than 100 mV of dc offset, then an ac coupling network at Pin 2 should be used in addition to capacitor $C_{\rm C}$.

Applications Circuits




Figure 19. 3 1/2 Digit DVM Circuit




Figure 20. Battery Powered Operation for 200 mV max RMS Full-Scale Input




Figure 21. External Scale Factor Trim




Figure 22. dB Output Connection




Figure 23. DC Coupled Vos and Scale Factor Trims

S

		Contents
Single-		Page
Selection Guide		5–2
Orientation		5–3
AD880 - Optical Disk Servo/Data Channel Processing Element		5–5
AD890 - Precision, Wideband Channel Processing Element		5–7
AD891 - Rigid Disk Data Channel Qualifier		5–9
AD891A – 50 Mb/s Rigid Disk Data Qualifier		5–11
AD892E/AD892T - 30 Mb/s Peak Detectors	. # 4 # 4 #	5–13
AD892E/AD892T - 30 Mb/s Peak Detectors	As	5–15
AD897 - 40 Mb/s Fully Integrated Disk Drive Read Channel		
AD899 – 32 Mb/s Read Channel Electronics		5–29

Selection Guides Mass Storage Components

Optical Storage Component

Model	Description	Package Options ¹	Temp ²	Page
AD880	Optical Disk Drive Data/Servo Channel Processor	6	C	5-5

Magnetic Storage Components

Model	Description	Package Options ¹	Temp ²	Page
AD890	Precision, Wideband Channel Processing Element	3, 5	C	5-7
AD891	Rigid Disk Data Channel Qualifier	3, 5	C	5-9
AD891A	50 Mb/s Rigid Disk Data Qualifier	5	C	5-11
AD892T/E	30 Mb/s Peak Detector	5	C	5-13
*AD896	Programmable Filter	2, 6	C	5-15
AD897	40 Mb/s Peak Detector and Data Synchronizer	10	C	5-27
*AD899	32 Mb/s Read-Channel Electronics	6	C	5-29

Other Mass Storage-Related Components Servo Components

Model	Description	Package Options ¹	Temp ²	Page ³
AD7569	Complete, 8-Bit Analog I/O Port with DAC, ADC, SHA, Amps, and Reference	2, 3, 4, 5	C, I, M	CII
AD7669	Complete, 8-Bit Analog I/O Port with 2 DACs, ADC, SHA, Amps, and Reference	2, 5	C, I, M	CII
AD7769	8-Bit Analog I/O Port with Two-Channel ADC/DAC	2, 5	C	CII

Package Options: 1 = Hermetic DIP, Ceramic or Metal; 2 = Plastic or Epoxy Sealed DIP; 3 = Cerdip; 4 = Ceramic Leadless Chip Carrier; 5 = Plastic Leaded Chip Carrier; 6 = Small Outline "SOIC" Package; 7 = Hermetic Metal Can; 8 = Hermetic Metal Can DIP; 9 = Ceramic Flatpack; 10 = Plastic Quad Flatpack, 11 = Single-in-Line "SIP" Package; 12 = Ceramic Leaded Chip Carrier; 13 = Nonhermetic Ceramic/Glass DIP; 14 = J-Leaded Ceramic Package; 15 = Ceramic Pin Grid Array; 16 = TO-92; 17 = Plastic Pin Grid Array.

2 Temperature Ranges: C = Commercial, 0°C to +70°C; I = Industrial, -40°C to +85°C (Some older products -25°C to +85°C); M = Military, -55°C to +125°C.

²Temperature Ranges: C = Commercial, 0°C to +70°C; I = Industrial, -40°C to +85°C (Some older products -25°C to +85°C); M = Military, -55°C to +125° C II = Data Converter Reference Manual, Volume II.

Boldface Type: Product recommended for new design.

*New product.

Orientation **Mass Storage Components**

Our mass storage components offer the industry's highest performance products specifically designed for optical or magnetic

AD880: The AD880 is a servo/data channel processing element for an optical disk drive. It is configured around four matched transimpedance amplifiers and normalization circuitry enabling it to perform all of the signal processing needed to generate the data, normalized track and normalized focus signal.

Figure 1 depicts a functional block diagram of the read electronics in a magnetic disk drive and the corresponding functional integration being offered by each of our hard disk products.

AD890/AD891 or AD890/AD891A: Both pairs of products comprise a chip set to perform the peak detection function in high performance disk drives (up to 50 Mb/s). The AD890 offers read channel designers flexibility by offering dual ×4 buffers which enable the channel designer to separate the low pass filtering function from the pulse slimming filters. The AD890 also offers a very fast 1 µs AGC loop. Two choices of data qualifiers-AD891 and AD891A-are offered as a companion chip to the AD890. Each data qualifier offers a different but highly accurate data qualification algorithm with extremely low pulse pairing.

AD892: The AD892 integrates the same function as the AD890/AD891 pair at a data transfer rate of 30 Mb/s. By maintaining the same architectural features of the AD890/ AD891, the AD892 offers a smaller form factor, while not compromising design flexibility.

AD896: The AD896 is a 7th order Bessel filter with a programmable cutoff frequency and equalization/boost. Two versions are offered, 5-13 MHz cutoff frequency range and 9-23 MHz cutoff frequency range. Both versions have a 0 dB-9 dB boost range.

AD897: The AD897 incorporates an AGC, data qualifier and phase lock loop while offering a 40 Mb/s data transfer rate. The AGC and data qualifier architecture is very similar to the AD890/AD891A pair while employing a novel approach to the PLL architecture.

AD899: Our next generation Read/Write product, the AD899, offers a single chip 32 Mb/s read channel, including an AGC, filter/equalizer, data qualifier, data synchronizer, Endec, frequency synthesizer and a servo demodulator. The AD899 is offered in a 52-pin PQFP package.




Figure 1.

Orientation Mass Storage Components

Our mass monage components offer the industry's highest performance products specifically designed for optical or magnetic disk drives.

AD389: The AD280 is a servoidata channel processing element for an optical disk drive. It is configured around four matched transimpedance amplifiers and normalization circuitry enabling it to perform all of the signal processing needed to generate the data, normalized track and normalized focus signal.

Figure 1 depicts a functional block diagram of the read electron ics in a magnetic disk drive and the corresponding functional interestion being offered by each of our bard disk products.

AIS90/AD891 or AD890/AD891A: Both pairs of preducts comprise a chip set to perform the peak detection function in high performance disk drives (up to 50 Mb/s). The AD890 offers read channel designers flexibility by offering dual x4 buffers which canable the channel designer to separate the low pass iffering function from the pulse slimming filters. The AD890 also offers a very fast 1 µs AGC loop. Two choices of data qualifiers—AD891 and AD891A—are offered as a companion clup to the AD890. Each data qualifier offers a different but highly accurate data qualification elegrathm with extremely low pulse pairing.

ADS92: The ADS92 integraves the same function as the ADS90/ADS91 pair at a deta transfer rate of 30 Mb/s. By maintaining the same architectural features of the ADS90/ADS94, the ADS92 offers a smaller form factor, while not compromising design flexibility.

ADS96: The ADS96 is a 7th order Beasel filter with a programmable cutoff frequency and equalization/boost. Two versions are offered, 7-13 MHz cutoff frequency range and 9-23 MHz cutoff frequency range. Both versions have a 0 dB-9 dB boost range.

AD197: The AD197 incorporates an AGC, data qualifier and place lock toop while offering a 40 Mb/s data transfer rate. Th AGC and data qualifier architecture is very similar to the AD1994AD191A pair while employing a novel approach to the PLL architecture.

ADSP9: Our next generation Read/Write product, the ADSP9 offers a single chip 32 Mb/s read channel, including an AGC, filter-fequalizer, data qualifier, data synchronizer, Endec, frequency synthesizer and after odenociulator. The ADSP9 is offered in a 52 pin 2007 melence.




Figure 1





Optical Disk Servo/Data Channel Processing Element

AD880

FEATURES

4 Matched Transimpedance Amplifiers 30 MHz Bandwidth

Selectable 36 $k\Omega/120~k\Omega$ Transimpedance Continuous or Sampled Servo Capability Outputs:

Quad Sum

Track

Normalized Track

Focus


Normalized Focus

10 MHz Normalization Dividers

Fast Write Recovery with Sampling

Low Output Noise

FUNCTIONAL BLOCK DIAGRAM



PRODUCT DESCRIPTION

The AD880 is a monolithic integrated circuit intended for applications in the servo/read systems of an optical disk drive product.

The AD880 consists of four matched transimpedance amplifiers (A, B, C, D) with selectable 36 k Ω or 120 k Ω transimpedance. The basic transimpedance stage consists of a 10 k Ω transimpedance amplifier that drives a programmable X1 or X3.3 buffer. Each stage has been configured to minimize noise and noise peaking. To further enhance overall signal-to-noise performance an external capacitor may be added between the transimpedance amplifier and the programmable buffer to implement a first order low-pass filter.

The AD880 is stable over the full range of input source capacitances. To ensure stability and maximize available bandwidth in both transimpedance modes, the internal compensation capacitor in the programmable buffer is appropriately modified for each mode.

Fast read after write recovery is implemented through the transimpedance sample function. The "sample" function prevents the channel from saturating during writes. The "sample capacitor" also serves the dual purpose of providing the low-pass filter.

In addition, the part contains three offset trimmed summing amplifiers with 30 MHz bandwidth. One amplifier provides the Quad-Sum output that can be low-pass filtered prior to driving the normalization dividers. Two other summing amplifiers generate the Track and Focus outputs.


• Quad Sum : (A+B+C+D)

Track
 (A+D) - (B+C) or (A−B)
 Focus
 (A+C) - (B+D) or (C−D)

The selectable outputs are programmed through a CMOS compatible control line.

Finally, a pair of two quadrant dividers are provided. These generate the normalized focus and track signals with an accuracy of 5%, and have bandwidths in excess of 10 MHz.

The AD880 is available in a 20-pin wide body SOIC package and is specified to operate over the 0° C to $+70^{\circ}$ C commercial temperature range. However, evaluation samples are available in a 20-pin side braze package.



ATIM OF the peoples of entirely whered event is ORDERING GUIDE more appropriate and associate and associate and other control of the control

Model No.	Package Description	Package Option*
AD880JR	20-Pin Small Outline	R-20

^{*}R = Small Outline IC. For outline information see Package Information section.



Precision, Wideband Channel Processing Element

AD890

FEATURES

An 80 MHz Bandwidth Permitting a 50 Mb/s Data Transfer Rate

A Variable Gain Amplifier with 30 dB max Gain and 40 dB Control Range

Two Gain of 4 RF Buffers

200 Ω Differential Load Drive Capability

A Pair of Precision Rectifiers

AGC Level and Threshold Outputs

An Averaging, High Gain Sample-and-Hold for Accurate AGC Operation

Typical Gain Drift in Hold Mode: 0.2 dB/ms

Gains Trimmed and Temperature Compensated AGC Operation Independent of AGC Level

Symmetrical AGC Attack/Decay Times

1 µs AGC Attack/Decay Times Using a 1000 pF External Capacitor

Suitable for Use as an Accurate Video Programmable Gain Amplifier

Dynamic Clamp Ensures Fast Recovery After Write to Read Transients

AGC RF Output Level Is Internally Preset


PRODUCT DESCRIPTION

The AD890 is primarily intended for high performance disk subsystem use, and as such it is configured around the classic read channel processing block diagram. It is intended to be connected between the head preamplifier and the qualification circuitry required for digital data recovery. When used with the AD891 rigid disk data qualifier, data transfer rates in excess of 50 Mb/s can be processed.

A temperature-compensated AGC loop, with an exponential transfer characteristic, permits optimal settling and allows for predictable performance in the classic single integrator control loop configuration. Fast acquisition and low droop while in the hold mode allow for AGC operation to be performed within the sector header without compromising channel behavior when reading data.

The AD890 processing element has the flexibility to perform both continuous and sampled AGC functions; it is also ideal for embedded, dedicated, or mixed servo applications. Two user-defined filter/equalizer stages may be employed, thus allowing maximum design flexibility. This greatly simplifies the design of the overall channel characteristics. Using the AD890, the designer no longer needs to resort to passive techniques to isolate network functions; this avoids problems of signal loss and interaction. Two low offset, 100 MHz, full wave rectifiers provide the capability to track a 1 V peak signal. The rectifier generating

FUNCTIONAL BLOCK DIAGRAM



the "Qualifier Threshold" output may be used for creating a data qualification level. A second rectifier is used to drive the sample-and-hold circuitry.


The 80 MHz bandwidth of the AD890 ensures good phase linearity up to 50 MHz. Thus, data transfer rates in excess of 50 Mb/s can be supported with good error rates and predictable channel behavior.

The AD890 is available in both a 24-pin, slim-line cerdip package and in a 28-pin PLCC package and is specified to operate over the 0 to $+70^{\circ}$ C commercial temperature range.

PIN CONFIGURATIONS

24-Pin Cerdip Package

28-Pin PLCC Package



ORDERING GUIDE

Model	Package Description	Package Option*
AD890JQ	24-Pin Cerdip	Q-24
AD890JP	28-Pin PLCC	P-28A

all ready boog returns 0000. *For outline information see Package Information section.



Rigid Disk Data Channel Qualifier

AD891

FEATURES

Three Matched, Offset-Trimmed Comparators
3.1 ns (typ) Comparator Propagation Delay
ECL Logic Permits 50 Mb/s Transfer Rates
6.8 ns Delay (typ) from Inputs to Data Output
500 ps (typ) Additional Pulse Pairing
Temperature-Compensated Operation
Compatible with 10 KH ECL Logic
Two Temperature-Compensated One-Shots
One-Shot Periods Set Using External Resistors

PRODUCT DESCRIPTION

The AD891 disk channel qualifier is intended as a companion chip to the AD890 wideband channel processor. Together, they comprise a sophisticated package, capable of recovering binary information from differentiating channels with transfer rates in excess of 50 megabits per second.


The AD891 provides both level and time-domain qualification. Level qualification is performed on alternating half cycles of the data waveform using a user-defined threshold level which is applied to each of two 3.1 ns propagation delay comparators. This technique prevents single bit errors from being propagated into two bit errors. A third comparator is used to provide zero-crossing detection. Factory trimmed offsets and a careful internal layout ensure symmetric operation and low pulse pairing with a differential input waveform.

An external RLC passive delay-line differentiator should be used with the AD891; the design for a typical network is specified in detail in the applications section of this data sheet. The use of an external network permits equal delay times through both the differentiated and undifferentiated signal paths, thus ensuring correct centering of the qualification windows. Using the recommended external network also helps ensure optimal signal passband flatness and dispersion.

The outputs from the amplitude-qualification comparators are applied to the "D" inputs of two master-slave D-type flip-flops

FUNCTIONAL BLOCK DIAGRAM

Cerdip (Q) Package




which are then clocked by the outputs from the zero-crossing comparator. Each valid zero-crossing event causes a one-shot with a user-definable period to be triggered. This disables the operation of the flip-flops, thus preventing the detection of additional zero-crossing events during the one-shot period.

Simultaneously, an output one-shot is activated, the leading edge of which is synchronous with the change in the flip-flop outputs. The period of this one-shot is also user-definable and is intended to ensure adequate output pulse duration for transmission within the external environment. Each one-shot requires a single metal-film resistor to set its period. All one-shots have trimmed pulse periods; temperature stability is maintained by the use of an internal bandgap reference.

The AD891's internal logic consists of temperature-compensated reduced-swing ECL which exhibits typical propagation delays of 600 ps per gate. The output data conforms to standard 10 KH ECL logic levels. The AD891 can drive a properly terminated 75 Ω transmission line.

The AD891 is specified to operate over the commercial (0 to +70°C) temperature range. It is available either in a 14-pin cerdip package or in a 20-pin PLCC package.



ORDERING GUIDE

Model No.	Package Description	Package Option*
AD891JQ	14-Pin Cerdip	Q-14
AD891JP	20-Pin PLCC	P-20A

^{*}For outline information see Package Information section.



50 Mb/s Rigid Disk Data Qualifier

AD891A

FEATURES

Three Matched, Offset-Trimmed Comparators
ECL Logic Permits 50 Mb/s Transfer Rates
Three Levels of Data Qualification
Amplitude
Time Above Threshold
Polarity of Data
100 ps Typical Additional Pulse Pairing
Temperature Compensated Operation
Compatible with 10KH ECL Logic
One-Shot Period Set Using External Resistor
Time Above Threshold Qualification Set Using an
External Resistor


PRODUCT DESCRIPTION

The AD891A disk channel qualifier is intended as a companion chip to the AD890 wideband channel processor. Together, they comprise a sophisticated package, capable of recovering binary information from differentiating channels with transfer rates in excess of 50 megabits per second.

The AD891A provides three levels of data qualification. Level qualification is performed on alternating half-cycles of the data waveform using a user-defined threshold level which is applied to each of two comparators. The outputs of each comparator drive a user-programmable "resettable" delay-line. The "resettable" delay-line function allows the user to define the minimum time a data pulse must exceed the amplitude qualification level before a zero-crossing can be detected. The resettable delay-lines drive NAND gated flip-flops. A third zero-crossing comparator is employed to clock the NAND gated flip-flop. The NANDgated flip-flop in turn drives the second flip-flop. The second flip-flop feeds back to the input of the NAND-gated flip-flop. The toggle action of the second flip-flop, therefore, provides alternate polarity data qualification. To ensure symmetric operation and low pulse pairing, all three comparators have trimmed offsets.

An external RLC passive delay-line/differentiator should be used with the AD891A; the design for a typical network is specified in detail in the applications section of this data sheet. The use of an external network permits equal delay times through both the

FUNCTIONAL BLOCK DIAGRAM



differentiated and undifferentiated signal paths, thus ensuring correct centering of the qualification windows. Using the recommended external network also helps ensure optimal signal passband flatness and dispersion.

Each valid data pulse causes a one-shot to generate a pulse with a user-defined width. During the one-shot period the NAND-gated flip-flop is disabled, preventing detection of additional zero-crossing events. The one-shot also drives the ECL "Data Output" driver. The one-shot requires a single metal-film resistor to set its pulse width. Temperature stability is maintained by the use of an internal bandgap reference.


The AD891A's internal logic consists of temperature-compensated reduced-swing ECL which exhibits typical propagation delays of 600 ps per gate. The output data conforms to standard 10KH ECL logic levels. The AD891A can drive a properly terminated 75 Ω transmission line.

The AD891A is specified to operate over the commercial (0 to +70°C) temperature range. It is available in a 20-pin PLCC package (samples are available in a 14-pin side braze package).

PIN CONFIGURATIONS

14-Pin Side Brazed Package (D)

20-Pin PLCC Package (P)



The ADEUL peovides three levels of data qualification. ACIDE ACIDE

Model	Package Description	Package Option*
AD891AJP AD891AJD	20-Pin PLCC 14-Pin Side Brazed Ceramic DIP (Samples Only)	P-20A D-14

^{*}For outline information see Package Outline section.



30 Mb/s Peak Detectors

AD892E/AD892T

FEATURES

30 Mb/s Data Transfer Rate Capability (AD892E) 25 Mb/s Data Transfer Rate Capability (AD892T) 1 ns (max) Additional Pulse Pairing Two Versions

Differential ECL Data Output (AD892E)
TTL Data Output (AD892T)

Variable Gain Amplifier with 30 dB max Gain and 40 dB Control Range

Two Gain of 4 RF Buffers with 200 Ω Differential-Load Drive Capability

0.2 dB/ms Typical Gain Drift in Hold Mode 1 µs AGC Attack/Decay Times Using a 1000 pF External Capacitor

Dynamic Input Clamp Ensures Fast Recovery after Write to Read Transients

Two Matched Offset Trimmed Comparators
One-Shot Pulse Width Set Using External Resistor
Operates from +5 V and +12 V Supplies


PRODUCT DESCRIPTION

The AD892E/AD892T is a complete subsystem for recovering binary information from differentiating channels with transfer rates up to 30 megabits per second. It is connected to the output of the head amplifier and performs the signal conditioning and the data qualification task with a minimum of external components.

The AD892E/AD892T has the flexibility to perform both continuous and sampled AGC functions; it is also ideal for embedded, dedicated, or mixed servo applications. Fast acquisition and low droop while in the hold mode allows for the AGC operation to be performed within the sector header without compromising channel behavior when reading data. Two user-defined filter/equalizer stages may be employed, thus allowing maximum design flexibility. This greatly simplifies the design of the overall channel characteristics.

Three low offset, 50 MHz full-wave rectifiers are provided. One rectifier drives the internal sample-and-hold circuitry; this signal is available to the user to set the attack and decay characteristics of the sample and hold. The other two rectifier outputs are provided to generate the qualification level and to feed the single-ended passive differentiator. The threshold setting and differentiation is performed by an external RLC network.






The AD892E/AD892T provides both level and time-domain qualification. Level qualification is performed on half cycles of the rectified data waveform using a user-defined threshold level which is applied to the level qualification comparator. The output of this comparator drives the data input of a master-slave flip-flop. A second, matched comparator detects zero-crossings and clocks the flip-flop. Each valid zero-crossing causes a timedomain filter one-shot to generate a pulse with a user-defined period. During the one-shot period the flip-flop is disabled, preventing the detection of additional zero-crossing events. This technique prevents single-bit errors from being propagated into two-bit errors. The zero-crossing event also triggers an output one-shot, again with a user defined pulse width. For maximum flexibility, the data output is a Schottky open-collector transistor with a separate digital ground to minimize digital feedthrough (AD892T) or differential ECL (AD892E).

The AD892E/AD892T is available in a 44-pin plastic leaded chip carrier (PLCC) and is specified to operate over the commercial (0 to $+70^{\circ}$ C) temperature range.

This is an abridged version of the data sheet. To obtain a complete data sheet, contact your nearest sales office.

Pin	Description	
1	+5 V Supply	
2	No Connection (Can Be Left Floating)	
3	No Connection (Can Be Left Floating)	
4	Mode Control Bit B (TTL Compatible)	
5	Mode Control Bit A (TTL Compatible)	
6	Digital Ground	
7	No Connection (Can Be Left Floating)	
8	"AGC Level Set" Input Voltage	
9	Variable Gain Amplifier Input (+)	
10	Variable Gain Amplifier Input (-)	
11	"VGA Level Set" Input Voltage	
12	No Connection (Can Be Left Floating)	
13	Variable Gain Amplifier Output (-)	
14	Variable Gain Amplifier Output (+)	
15	No Connection (Can Be Left Floating)	
16	#1 12.75 dB Buffer Input (-)	
17	#1 12.75 dB Buffer Input (+)	
18	+12 V Supply (Analog)	
19	#1 12.75 dB Buffer Output (+)	
20	#1 12.75 dB Buffer Output (-)	
21	No Connection (Can Be Left Floating)	
22	Sample-and-Hold Capacitor	
23	No Connection (Can Be Left Floating)	
24	#2 12.75 dB Buffer Input (-)	
25	#2 12.75 dB Buffer Input (+)	
26	#2 12.75 dB Buffer Output (+)	
27	#2 12.75 dB Buffer Output (-)	
28	Analog Ground	
29	No Connection (Can Be Left Floating)	A STATE OF STATE
30	Full Wave Rectifier Input (+)	
31	Full Wave Rectifier Input (-)	
	Rectified Signal to Derive Threshold	
33	Rectified Signal for Differentiator Rectified Signal to S/H; AGC Attack	
34	and Decay Is Programmed at This Point	
25	Zero Crossing Comparator Input (+)	
35	Zero Crossing Comparator Input (+) Zero Crossing Comparator Input (-)	
37	Minimum Threshold Level Input	
20	Signal Amplitude Comparator Input	
20	Internal Voltage Reference	
40	+12 V Supply (Digital)	
41	Apply Resistor to Program Time Domain	
	Filter Pulse Width	
42	Apply Resistor to Program Output Pulse V	Vidth



ORDERING GUIDE

Model No.	Package Description	Package Option*
AD892EJP	44-Pin PLCC	P-44A
AD892TJP	44-Pin PLCC	P-44A

*For outline information see Package Information section.

recrifies are provided. On ad-hold circulary, this aign als and decay characteris-

> ple and noid. The other two recruiser exterior click qualification level and to lead differentiation. The threshold serving and exact by an expectal RC converted.

CAUTION

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.

Data Output (Open Collector AD892T)

Data Output Ground (Emitter of Output Device AD892T)



Data Output (+ ECL AD892E)

Data Output (- ECL AD892E)

FEATURES
7th Order Bessel Filter
Programmable Characteristics
Cutoff Frequency
Boost Amplitude
Two Versions
13 MHz Max Cutoff Frequency

Boost Amplitude
Two Versions
13 MHz Max Cutoff Frequency AD896-13
23 MHz Max Cutoff Frequency AD896-23
Fully Differential Data Path
±10% Cutoff Frequency Accuracy
750 ps Group Delay Variation
Power-Down Function
16-Pin SOIC, Plastic DIP
+5 V Supply


PRODUCT DESCRIPTION

The AD896 is a seventh order Bessel filter with a programmable cutoff frequency and equalization/boost. The seventh order Bessel function provides excellent group delay characteristics making it ideal for applications requiring time domain signal integrity, such as in disk drive read channels. Group delay flatness for the AD896 is specified at ±750 ps over its complete operating range. The programmable equalization/boost function is implemented by a "1–kS²" providing up to 9 dB boost. Since the "1–kS²" function provides for two real and complementary zeros, it does not impact the group delay characteristics.

The AD896 signal path is completely differential for both the low-pass normal and differentiated signals. The normal and differentiated outputs have matched delays to ensure time coherency. By providing time coherent low-passed and differentiated signals, the AD896 easily replaces discrete low-pass filters and differentiators for most data qualification schemes in disk drive read channels.

With the advent of constant density recording, programmability of cutoff frequency and equalization/boost becomes a must. Programmability of the AD896 is easily achieved through analog control lines: IFP, VFP and VBP. The analog control lines may be readily interfaced with DACs for ultimate system flexibility.

FUNCTIONAL BLOCK DIAGRAM



Also, the equalization/boost function is enabled through a separate control line, FBST.

The AD896 also provides a power management capability. A separate control line provides the "power-up" function which enables the chip (logic level high) during read mode and disables (logic level low) it for power savings during write or idle mode. Power dissipation during idle mode is a low 50 mW.

The AD896 is available in a 16-pin narrow body SOIC, and plastic DIP; it is also specified to operate over the commercial $(0^{\circ}\text{C to} + 70^{\circ}\text{C})$ temperature range.

AD896—SPECIFICATIONS

AD896-13 (@ 0°C \leq T_A \leq +70°C, 4.50 V \leq V_cc \leq 5.50 V)

Parameter		Conditions	Min	Typ Max	Units
Filter			7		
FC	Filter Cutoff Frequency	$FC = 16.25 \text{ MHz/mA} \times (IFP)$	5	13	MHz
FCA	Filter Cutoff Frequency Accuracy	FC = 13 MHz	-10	+10	%
AO M	V _{OUT} Norm Differential Gain	F = 0.67 FC, FB = 0 dB	0.8	1.2	V/V
AD	V _{OUT} Diff Differential Gain	F = 0.67 FC, FB = 0 dB	0.8AO	1.0AO	V/V
FB	Frequency Boost at FC	$FB(dB) = 20 \text{ Log} \left[1.884 \times \frac{(VBP)}{(VR)} + 1 \right]$	anitan	9.2	dB
FBA	Frequency Boost Accuracy	FB = 9 dB	-1	ebusileenA 2 +1	dB
TGDO	Group Delay Variation	$0 dB \le FB \le 9.2 dB$	-0.75	+0.75	ns
VIF	Filter Input Dynamic Range	THD = 1% max, F = 0.67 FC	1.5	THE PROPERTY OF STREET STREET	V p-p
VOF	Filter Output Dynamic Range	THD = 1% max, F = 0.67 FC	1.5		V p-p
RIN	Filter Diff Input Resistance		3.0		kΩ
CIN	Filter Input Capacitance	学生的现在分词	000000014	7	pF
EOUT	Output Noise Voltage	$BW = 100 \text{ MHz}, R_s = 50 \Omega$	noite	5.5	mV rm
MORWS O-	Differential Output				- 100 OF CL.
EOUT	Output Noise Voltage	$BW = 100 \text{ MHz}, R_c = 50 \Omega$		2.5	mV rm
	Normal Output				C 4 C 7
IO- RVO-	Filter Output Sink Current		1.0		mA
IO+	Filter Output Source Current		2.0		mA
RO	Filter Output Resistance		2.0	60	Ω
VR	Reference Voltage		2.0	2.4	V
IFP	Frequency Program Current	VR = 2.2 V	0.31	0.8	mA
VFP	Frequency Program Current	$I_{VFP} = 0.33 \times VR/RX, VR = 2.2 V^{1}$	0.31	0.8	mA
Logic Levels	Pase wo I (Sp. Gr. 32 1910) Sk	TTL Inputs (PWRON, FBST)	rivituos: a	noiseallygs not lead	i si naisi
V _{II} .		anels. Group delay flat-			
V _{IH}		us over its complete		V _{CC} +0.3	V
In		V _{INPUT} = 0.8 V _{EGENERAL} 1200 Automostical			mA
THI HE SEDA-HI		V _{INPUT} = 2.7 V and leaded at the entering			μΑ
Power Supply R	line ERST	Visiosing bus usi		" function provide	251-17
Supply Voltage V		y characteristics. The AD898		5.0 5.5 100 25	VII 20
Supply Voltage V	cc "ga-wareg" and salvivor and lore				
Supply Current I	chip (logic level high) during read and	PWRON = 0.8 V and mod not landered.	spiciely di	10 13	mA
aborn albi na		PWRON = 2.0 Vib bus lammon and the			mA
Absolute Maxim	um Ratings ² about albi gritub nobic	to ensure time coher-		outputs have matel	belaune
Supply Voltage \	cc	APPENDING STREET, ASSESS ASSESSED.			V
Storage Tempera	ture Range	ete low-pass filters and The AD896			°C
Operating Tempe		n schemes in disk drive plastic DIF	0	+70	°C
Lead Temperatur	re Range	Soldering 60 Sec		300	°C

¹RX is a series resistance placed between VR and VFP. The voltage difference between VR and VFP is .33 × VR.

²Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other condition above those indicated in the operational section of this specification is not implied. Exposure to absolute rating tion of the device at these of any other conditions for extended period may affect device reliability.

316-Pin Narrow Body SOIC Package $\theta_{JA} = 105^{\circ}\text{C/Watt}$ 16-Pin Plastic DIP Package: $\theta_{JA} = 170^{\circ}\text{C/Watt}$.

Specifications subject to change without notice.

Parameter	5988 = 391.0 5886 = 391.0 5	Conditions	Min	Тур	Max	Units
Filter			1			1
FC	Filter Cutoff Frequency	$FC = 28 \text{ MHz/mA} \times (IFP)$	8.7		22.5	MHz
FCA	Filter Cutoff Frequency Accuracy	FC = 13 MHz	-10		+10	%
AO	VOUT Norm Differential Gain	F = 0.67 FC, FB = 0 dB	0.8		1.2	V/V
AD	V _{OUT} Diff Differential Gain	F = 0.67 FC, FB = 0 dB	0.8AO		1.0AO	V/V
FB	Frequency Boost at FC	$FB(dB) = 20 \text{ Log} \left[1.884 \times \frac{(VBP)}{(VR)} + 1 \right]$	11-1	9.2		dB
FBA	Frequency Boost Accuracy	FB = 9 dB	-1		+1	dB
TGDO	Group Delay Variation	$0 \text{ dB} \leq \text{FB} \leq 9.2 \text{ dB}$	-0.75		+0.75	ns
VIF	Filter Input Dynamic Range	THD = 1% max, F = 0.67 FC	1.5			V p-p
VOF	Filter Output Dynamic Range	THD = 1% max, F = 0.67 FC	1.5			V p-p
RIN MOTEO	Filter Diff Input Resistance	Fun 2 Normal Butput Gro	3.0			kΩ
CIN	Filter Input Capacitance	III Dolley as a 1/1 in Frequency	ncy		7v noiteir	pF and
EOUT	Output Noise Voltage	$BW = 100 \text{ MHz}, R_S = 50 \Omega$		5.5		mV rms
	Differential Output	A THAT IS COME				
EOUT	Output Noise Voltage	BW = 100 MHz, $R_s = 50 \Omega$		2.5		mV rms
	Normal Output		-			
IO-	Filter Output Sink Current		1.0			mA
IO+	Filter Output Source Current		2.0			mA
RO	Filter Output Resistance	A Company of the Comp			60	Ω
VR	Reference Voltage		2.0		2.4	V
IFP	Frequency Program Current	VR = 2.2 V	0.31		0.8	mA
VFP	Frequency Program Current	$I_{VFP} = 0.33 \times VR/RX$, $VR = 2.2V^1$	0.31		0.8	mA
Logic Levels		TTL Inputs (PWRON, FBST)	11/	-		
VIL			-0.3		0.8	V
VIH			2.0		$V_{CC} + 0.3$	V
IIL		$V_{INPUT} = 0.8 V$	11/		-1.5	mA
I _{IH}		$V_{INPUT} = 2.7 V$	111		20	μΑ
Power Supply I	Requirements	U	00		.5 10	0
Supply Voltage	V_{CC}	PREQUENCY - MHz FC - 5MHz	4.5	5.0	5.5	V
Supply Current	ency Figure 6. Normal Oct.	PWRON = 0.8 V	tug	10	13	mA
	- Response with Boost	PWRON = 2.0 V	requency	75	95	mA
Absolute Maxin	num Ratings ²					ecos na
Supply Voltage			a .		7.5	V
Storage Temper			-65		+150	°C
Operating Temp			0		+70	°C
Lead Temperati		Soldering 60 Sec	per processor a		300	°C

NOTES

 $^{^1}RX$ is a series resistance placed between VR and VFP. The voltage difference between VR and VFP is .33 imes VR.

²Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other condition above those indicated in the operational section of this specification is not implied. Exposure to absolute rating conditions for extended period may affect device reliability.

³16-Pin Narrow Body SOIC Package $\theta_{JA} = 105^{\circ}$ C/Watt 16-Pin Plastic DIP Package: $\theta_{JA} = 170^{\circ}$ C/Watt.

Specifications subject to change without notice.





Figure 1. Normal Output Group Delay Variation vs. Frequency



a: VBP = 2.2V

Figure 2. Normal Output Group Delay Variation vs. Frequency with Boost




Figure 3. Differentiated Output Group Delay Variation vs. Frequency




Figure 4. Differentiated Output Group Delay Variation vs. Frequency with Boost




Figure 5. Normal Output Frequency Response with Boost




Figure 6. Normal Output Frequency Response with Boost




Figure 7. Differentiated Output Frequency Response with Boost




Figure 8. Differentiated Output Frequency Response with Boost




Figure 9. Cutoff Frequency vs. Temperature




Figure 10. Normal Output Group Delay Variation vs. Frequency




Figure 11. Normal Output Group Delay Variation vs. Frequency with Boost




Figure 12. Differentiated Output Group Delay Variation vs. Frequency




Figure 13. Differentiated Output Group Delay Variation vs. Frequency with Boost




Figure 14. Normal Output Frequency Response with Boost




Figure 15. Normal Output Frequency Response with Boost




Figure 16. Differentiated Output Frequency Response with Boost




Figure 17. Differentiated Output Frequency Response with Boost





Figure 18. Cutoff Frequency vs. Temperature

Pin	Description		I/O Type	Application Notes	
1	Ground	a Dated I	Power Input	V0.1 = 78V :d 6: V8F = 1.0V	b: FC = 1798:s
2	VOUT NORMAL (Neg	3)	Analog Voltage Output	Low-Pass Filter Output, AC Couple	
3	VOLT NORMAL (Pos) 5	Analog Voltage Output	Low-Pass Filter Output, AC Couple	
4	V _{CC} (+5 V dc)	1 1	Power Input	Decoupling with 0.1 μF 0.01 μF Capacito	rs Required
5	V _{IN} (Neg)		Analog Voltage Input	Filter Input, Biased at VREE, AC Couple S	Signal into Pin
6	V _{IN} (Pos)		Analog Voltage Input	Filter Input, Biased at VREE, AC Couple S	Signal into Pin
7	VBP		Analog Voltage Input	Voltage to Set Amount of Boost	
8	FBST		TTL Compatible Input	Boost/Equalizer Switch: Enabled (High Le (Low Level)	evel), Disabled
9	Ground		Power Input		
0	VFP as as as		Analog Current Input	Set Filter Cutoff Frequency. If VFP Is Us IFP Floating	ed Leave
1	IFP		Analog Current Input	Set Filter Cutoff Frequency. If IFP Is Use VFP Floating.	ed Leave
12	V _{CC} (+5 V dc)		Power Input	Decoupling with 0.1 μF 0.01 μF Capacito	rs Required
13	VR		Voltage Output	Internally Generated Reference Voltage (2	2 V)
14	PWRON		TTL Compatible Input	Power-Up (High Level) or Power-Down (Low Level) the Chi
15	VOUT DIFFERENTIA	ATED (Neg)	Analog Voltage Output	Differentiated Output, AC Couple	
16	VOUT DIFFERENTIA	ATED (Pos)	Analog Voltage Output	Differentiated Output, AC Couple	





ORDERING GUIDE

Model	Description	Package Option*
AD896JR-13N	Narrow Body 16-Pin SOIC	R-16A
AD896JN-13	Plastic 16-Pin DIP	N-16
AD896JR-23N	Narrow Body 16-Pin SOIC	R-16A
AD896JN-23	Plastic 16-Pin DIP	R-16

 $\star N=$ Plastic DIP; R = Small Outline IC (SOIC). For outline information see Package Information section.




Figure 19. Block Diagram

FILTER OPERATION

The AD896 performs a seventh order Bessel function approximation by cascading three bi-quad sections and a single pole section to produce the normal low-pass output. The differentiated output is produced by placing a single zero, single pole section in parallel with the normal output single pole section. The architecture implemented in the AD896 ensures no time delay differential between the normal low-pass and the differentiated output. This is an important characteristic for data qualification schemes which depend on time coherency between the low-pass normal and differentiated read back signals. The normalized block diagram for the AD896 is shown in Figure 19.

The programmability of the AD896 is made possible by using variable transconductance amplifiers in the bi-quad sections to produce tunable amplifiers. The transconductivity (Gm) of each amplifier is changed by varying the current ratios in different stages of the amplifier. By varying the transconductance (Gm) the amplifier can be "tuned" to different frequencies. With the use of the tunable amplifiers in the bi-quad sections the cutoff frequency of the AD896 can be changed without changing external components or altering the approximation of the Bessel function. This makes the AD896 ideal for use in applications where programmable cutoff frequencies are desired.

The cutoff frequency of the AD896 is programmed by a control current which is used to tune the bi-quad sections. This control current can be applied directly to IFP or by connecting a voltage source in series with a resistor to VFP. By using a DAC the cutoff frequency can be microprocessor controlled (see application Figures 26 and 27).

Figure 20 and 21 are plots of IFP current versus cutoff frequency for the AD896-13 and AD896-23 respectively. Because the AD896 uses current to control the cutoff frequency of the filter the supply current varies with the setting of the cutoff frequency. Figure 22 and 23 illustrate the relationship between cutoff frequency and supply current for the AD896-13 and AD896-23, respectively.




Figure 20. AD896-13 IFP Current vs. Cutoff Frequency




Figure 21. AD896-23 IFP Current vs. Cutoff Frequency




Figure 22. AD896-13 Supply Current vs. Cutoff Frequency




Figure 23. AD896-23 Supply Current vs. Cutoff Frequency




Figure 24. AD896-13 Boost vs. VBP Voltage

EQUALIZATION/BOOST

The Equalization/Boost can be enabled (high level) or disabled (low level) by a TTL input to the FBST pin. Gain equalization is performed, when enabled, by feeding forward the input signal and combining the signal with the low-pass filtered output of the first bi-quad section. The feed forward signal is amplified by a variable gain amplifier, which the user controls by applying a voltage to the VBP pin. The amplified signal is then summed together with the low-pass output of the first bi-quad and continues through the remaining bi-quad sections. The amount of boost is controlled by the voltage level applied to the VBF pin. The VBP voltage vs. Boost for the AD896-13 and AD896-23 are presented in Figures 24 and 25.

POWER-DOWN

Power management for the AD896 is achieved through the "PWRON" pin. A "high level" applied at this pin will enable the chip for normal operation. A "low level" applied to the PWRON pin will put the AD896 into the sleep mode. In the sleep mode, the AD896 will dissipate only 50 mW of power.




Figure 25. AD896-23 Boost vs. VBP Voltage

APPLICATIONS FOR THE AD896

The AD896 is a seventh order Bessel function filter with both programmable cutoff frequency and boost equalization. The AD896 is fully differential providing both low-pass normal and differentiated outputs with no time delay introduced between the two signals. The AD896 is ideally suited for applications where low group delay and time coherency between the normal low-pass and differentiated signals is a necessity. In order to enable the equalization/boost function the FBST must be held high (Logic Level 1), a low level will disable equalization.

Programming the cutoff frequency can be achieved through the IFP or VFP input. Both inputs are connected to the emitter of a PNP transistor which behaves as a current sink. The IFP input has a series combination of a 500 Ω resistor and two diodes. The input bias voltage at VFP is VR - 700 mV. The bias voltage at IFP with 300 μA program current is approximately VR + 200 mV; with 800 μA it is approximately VR + 500 mV. Programming of the AD896 through the IFP pin is achieved by varying the current from 0.3 mA to 0.8 mA. Programming the AD896 through the VFP is achieved by applying a voltage through a series resistor $(R_{\rm X})$ to the VFP pin. The following formula can be used to calculate the current into the VFP: = (VFP voltage - 0.66 VR)/ $R_{\rm X}$.

Programming the amount of Boost is achieved by applying a voltage to the VBP input which is a high impedance input. The voltage range for operation is 0 to VR volts, where VR is the AD896 reference voltage (normally 2.2 V).

Figure 26 shows the AD896 being used along with an AD897 "40 mb/s Peak Detector and Data Synchronizer" and an AD7528 "CMOS Dual 8-Bit Buffered Multiplying DAC" in a constant density recording disk drive application. The cutoff frequency and equalization/boost are microprocessor controlled through the AD7528 dual DAC. The AD7528 is operated in the voltage mode with the reference being applied to OUTA (Pin 2) and OUTB (Pin 20) pins, the voltage output taken from $V_{\rm REF}$ A (Pin 4) and $V_{\rm REF}$ B (Pin 18). DAC A controls the voltage applied to the VBP pin for equalization/boost. The voltage from DAC B is used to develop a current which sets the cutoff fre-

quency. Both outputs of the DAC are buffered through an OP-221 operational amplifiers before being applied to the AD896. The microprocessor controls the enabling/disabling of the equalization through the FBST input (Pin 8 high level = ON, low level = OFF), and the power up/ down of the filter is accomplished by the PWRON input (Pin 14 high level = ON, low level = OFF).

This application will allow the cutoff frequency to be changed by the processor to match the data rate of a particular zone (as in a disk drive) The amount of boost can also be changed as needed for different areas of the disk and for different data rates through DAC A. The low-pass normal and differentiated outputs of the AD896 are both needed for data qualification in the AD897. The AD896 is internally biased by VR (typically 2.2 V), therefore the input and output signals need to be ac coupled. The LSB of DAC B in this application corresponds to approximately 100 kHz after the bias voltage is reached of (0.66 VR). This will vary slightly with the reference voltage of different parts.

Figure 27 shows the AD896 being used as an antialiasing filter in a high speed data acquisition application. Using the AD773 "10-Bit 18 MSPS Monolithic A/D Converter," AD7528 "CMOS Dual 8-Bit Buffered Multiplying DAC," AD680 "2.5 V Reference," and a matched transistor pair. In this application the Boost is controlled by the DAC A voltage, the same as the previous application. The cutoff frequency is controlled by the current set up by the voltage out of DAC B and the matched transistors. This is a very accurate method of programming the cutoff frequency. The cutoff frequency must be set below Nyquist frequency (sample frequency/2) to prevent aliasing errors.

GENERAL LAYOUT REQUIREMENT

Care must be taken to ensure good RF practice in the PC layout to avoid oscillations. A parallel combination of 0.1 μ F and 0.01 μ F ceramic capacitors should be used as close to the V_{CC} (Pin 4 and Pin 12) as possible.

Figure 26. Constant Density Read Channel Application

EXTERNAL CLOCK

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

36 37

CONTROL LINES

38 39

RAW

DATA

OUTPUT

SYNC 0

DATA

27 28

SYNC 0

CLOCK

29 30 31 32 33 34

0.01uF

DIGITAL

AH-

1000pF




Figure 27. High Speed Data Acquisition Application




Figure 27. High Speed Data Acquisition Application



40 Mb/s Peak Detector and Data Synchronizer

AD897

FEATURES

40 Mb/s Data Transfer Rate Capability 1000 ps (max) Additional Pulse Pairing 30 dB Gain VGA with 40 dB Control Range 24 dB Buffer with 200 Ω Differential Load Drive Capabilities

0.1 dB/ms Typical Gain Drift in Hold Mode Symmetrical and User Programmable AGC Attack/ Decay Times

Three Levels of Data Qualification Amplitude Threshold Time Above Threshold Data Polarity

Offset Trimmed Zero Crossing Comparator
Zero Phase Error VCO Start-Up
No Phase Detector Dead Band at Center of Decode
Window

Exponential VCO Control
52-Pin PQFP Package, +5 V and +12 V Supplies

PRODUCT DESCRIPTION

The AD897 is a complete solution for recovering binary information in a hard disk drive with data transfer rates up to 40 megabits per second. It is connected to the output of the head amplifier and performs the signal conditioning, data qualification and data synchronization tasks with a minimum of external components.

The AD897 has the flexibility to perform both continuous and sampled AGC functions; it is also ideal for embedded, dedicated, or mixed servo applications. Fast acquisition and low droop while in the hold mode allow for the AGC operation to be


performed within the sector header without compromising channel behavior when reading data.

Three levels of data qualification are provided: amplitude threshold, time above amplitude threshold, and data polarity. Level qualification is performed on positive and negative cycles of the data waveform using a user-defined threshold level which is applied to the level qualification comparators. Each comparator then drives a resettable delay line, which implements the time above threshold qualification. Once the first two qualification criteria have been satisfied, a third comparator is able to detect a zero crossings and clock a flip-flop if the data also exhibits the correct polarity. Each clocking of the flip-flop causes a second flip-flop to toggle and thereby implement the polarity check. The valid data event also triggers an output one-shot, with a user-defined pulse width.

The data synchronizer section provides four modes of operation: lock to external clock, lock to preamble, lock to data, and tristate. The phase detector/charge pump utilizes a tri-phase pump-up, pump-down, pump-up approach in the lock to data mode, thereby ensuring no dead band zone in the center of the window. In addition, when switching to the lock to data mode, zero-phase error start-up is initiated. In the lock to external clock mode, feedback dividers provide the capability to achieve VCO to external clock ratios of 1:2, 1:1, 3:2, 2:1. When switching PLL operating modes, the charge pump is temporarily tristated to prevent the VCO control voltage from being disturbed.


The AD897 is available in a 52-pin plastic flat pack package (PQFP) and is specified to operate over the commercial (0°C to +70°C) temperature range.

FUNCTIONAL BLOCK DIAGRAM



This is an abridged version of the data sheet. To obtain a complete data sheet, contact your nearest sales office.





ORDERING GUIDE

Model	Package Description	Package Option*
AD897JS	52-Pin PQFP	S-52

^{*}For outline information see Package Information section.

FEATURES

32 Mb/s Data Transfer Rate Capability
Functionally Complete Read Channel Wideband AGC
Peak Hold Mode or Averaging
7th Order Bessel Filter
Programmable Cutoff Frequency
Programmable Equalization
Data Qualifier

Amplitude Qualification
Data Polarity Check
Data Synchronizer

Zero Phase Start-Up
DAC Controlled Center Frequency
DAC Controlled Window Center
1–7 ENDEC

Independent Early/Late Precompensation

Write Clock Synthesizer
6-Bit M and N Dividers
Servo Demodulator

A, B, C, D Sampling Slew Rate Limiting or Peak Hold

Power Down Options 52-Pin PQFP Package +5 Volt Supply

PRODUCT DESCRIPTION

The AD899 offers a functionally complete read channel operating at up to 32 Mb/s and is completely compatible with constant density recording. When it is connected to the output of the head amplifier, it performs the signal conditioning, data qualification, data synchronization and Encoding/Decoding task with a minimum of external components. To support constant density recording, a high performance frequency synthesizer and a programmable filter are also included, as is a servo demodulator to support embedded servo applications.

The AD899 is ideally suited for a wide variety of applications given its built in flexibility. All major read channel characteristics are programmable on the AD899 through a standard serial port. The serial port controls the following critical characteristics: AGC setting, filter cutoff frequency and boost, data qualification amplitude threshold, data synchronizer center frequency and window center, write precompensation amount (Independent Early and Late), M and N divider ratios for the frequency synthesizer, as well as the power down options.

The AD899 will be available in a 52-pin quad flat pack package (PQFP) and is specified to operate over the commercial (0°C to +70°C) temperature range.





Figure 1. Simplified AD899 Block Diagram



ATE Components Contents

sy generators		755208 755208 755208 755208	Description Description			napte Deky Generator Programande Deky Generator	galacii O delega 3, 4, 5 73, 5 rote	000 A	AD9500 – Digitally Progra AD9501 – Digitally Progra AD9505 – Digitally Progra	AD1321 - High Speed Pin AD1324 - Ultrahigh Spee	AD1317 - Ultrahigh Spee AD1320 - High Voltage F	Orientation	Calcusian Cuids
						и			ammable ammable ammable	Driver	d Windo		
## ## ## ## ## ## ## ## ## ## ## ## ##					togal a	Anca. Cabacapan Anca.	Obpour,		e Delay Generator e Delay Generator e Pulse Edge Dela	with Inhibit Mod river with Inhibit	ow Comparator wi		
	ADSSSS AND ADSSSS AND ADSSSS AND ADSSS AND ADSSS AND ADSS AND ADS	2.2.2.2.2.2.2.2.2.2.2.2.2.2.2.2.2.2.2.	14.2 14.2 14.2 14.5 14.5 14.5 14.5 14.5 14.5 14.5 14.5	A 10 2 A 10 A 10	700 20 26 28 28 28 58 58 59 50 50 50 50 50 50 50 50 50 50 50 50 50	Togali L Capaciono Casse) 2 (2000) 2 2 3 3 5 5	THE STATE OF THE S	Chippers State Sta	y Vernier	e	th Latch	ode	
ubsisions									 	 	 		
	WD1336 WD1331 WPGG	100 100 100 100 100 100 100 100 100 100	-13 A to +13 -2 A to 1 A -3 A to 1 A A -3 A to 1 A	8 8	ots Rate 5 V (Vins) 6.1 8.1 8.1 8.2 9.5	Output Capacitonce Sp 3.5 8	6.5 0.12 W of V ^{ERD}	Secpetaria Obvirone 13	.000 84	- 1211			
SIGNIE													
	N E								6–57 6–67 6–79	6–33	6–15	6–4	Page

6

Selection Guides ATE Components

Pin Drivers

Model	Speed MHz	V _{RANGE}	Slew Rate at 5 V (V/ns)	Output Capacitance pF	Linearity % of V _{REF}	Package Options ¹	Temp Range ²	Page
*AD1324	200	-2 V to 7 V	1.8	3.5	0.15	12	C	6-45
AD1321	100	-2 V to 7 V	1.25	8	0.5	12	C	6-33
*AD1320	40	-12 V to +12 V	0.5	20	0.5	3	C	6-27

Comparators

Model	Prop Delay	Common-Mode Range	Dispersion ps	Input Capacitance pF typ	Input Offset mv max	Package Options ¹	Temp Range ²	Page
AD1317	2.5	-2 V to 7 V	250	2 (max)	±10	12	C	6-15
AD96685	3.5	-2.5 V to 5 V	50	2	2	3, 4, 5, 7	I, M	3-21
AD96687†	3.5	-2.5 V to 5 V	50	2	2	3, 4, 5	I, M	3-21
AD9696	7.0	-2.2 V to 3.7 V	100	3	2	2, 3, 6, 7	C, M	3-13
AD9698†	7.0	-2.2 V to 3.7 V	100	3	2	2, 3, 6	C, M	3-13

Active Load

	nA	pF	Options ¹	Range ²	Page
mA +50		2	12	C	6-7
	±50	±50 ±200	±50 ±200 2	±50 ±200 2 12	±50 ±200 2 12 C

Delay Generators

Model	Description	Package Options ¹	Temp ²	Page
AD9500	ECL Digitally Programmable Delay Generator	3, 4, 5	C, M	6-57
AD9501	TTL/CMOS Digitally Programmable Delay Generator	2, 3, 5	C, M	6-67
*AD9505	60 MHz "On the Fly" Programmable Delay Generator	5	C	6-79

Other ATE-Related Components

Parametric Measurement Components

Model	Description	Package Options ¹	Temp Range ²	Page ³
AD676	16-Bit, 10 μs Sampling ADC	1, 2	C, I, M	CII
AD1377	16-Bit, 10 μs ADC	198 55	C	CII
AD1380	16-Bit, 20 µs Sampling ADC	1 - 2	C	CII
AD1382/AD1385	16-Bit, 2 µs Sampling ADC	1 88 88	C, M	CII

Custom Voltage/Current Force/Sense Functions

Level-Setting Components

Model	Description	Package Options ¹	Temp Range ²	Page ³
AD664	Quad 12-Bit DAC, VOLT Reset, Readback	1, 2, 4, 5	C, I, M	CI
AD7228	Octal 8-Bit DAC, VOUT	2, 3, 4, 5, 6	C, I, M	CI
AD7244	Dual 14-Bit DAC, VOUT, Ref, Serial I/O	2, 3, 6	C, I, M	CI
AD7568	Octal 12-Bit DAC, I _{OUT} , Serial I/O	10	I	CI
AD75004	Quad 12-Bit DAC, VOUT, Reference	2, 5	C	CI
AD75069	Octal 12-Bit DAC, VOUT, Readback, Ref	5, 14	C, I	CI
DAC-8412	Quad 12-Bit DAC, VOUT, Reset to Midscale	1, 2, 4, 5	I, M	CI
DAC-8413	Quad 12-Bit, DAC, VOUT, Reset to Zero	1, 2, 4, 5	I, M	CI
SMP-08	Octal Mux/SHA, 4 µs Acquisition Time	2, 3, 6	I, M	CII
SMP-18	Octal Mux/SHA, 2 µs Acquisition Time	2, 3, 6	I	CII

Custom Multiple-DAC and/or Multiple-SHA Functions Industry's Broadest Selection of DACs, from 8 to 20 Bits

Multiplexer

Model	Description	Package Option ¹	Temp Range ²	Page ³
AD75019	16 × 16 Analog Crosspoint Switch	5	C, I	CII

¹Package Options: 1 = Hermetic DIP, Ceramic or Metal; 2 = Plastic or Epoxy Sealed DIP; 3 = Cerdip; 4 = Ceramic Leadless Chip Carrier; 5 = Plastic Leaded Chip Carrier; 6 = Small Outline "SOIC" Package; 7 = Hermetic Metal Can; 8 = Hermetic Metal Can DIP; 9 = Ceramic Flatpack; 10 = Plastic Quad Flatpack, 11 = Single-in-Line "SIP" Package; 12 = Ceramic Leaded Chip Carrier; 13 = Nonhermetic Ceramic/Glass DIP; 14 = J-Leaded Ceramic Package; 15 = Ceramic Pin Grid Array; 16 = TO-92; 17 = Plastic Pin Grid Array.

²Temperature Ranges: C = Commercial, 0°C to +70°C; I = Industrial, -40°C to +85°C (Some older products -25°C to +85°C); M = Military, -55°C to +125°C.

³C I = Data Converter Reference Manual, Volume I; C II = Data Converter Reference Manual, Volume II.

Boldface Type: Product recommended for new design.

*New product.

†Dual Comparators

Orientation ATE Components

A complete ATE test-head design requires an appropriate mix of high speed, high performance components that are small enough to provide the needed functional density. Analog Devices provides a wide selection of components, based on various IC process technologies and logic families, to provide appropriate choices for ATE.

Designers of automatic test equipment (ATE) systems for advanced components have always had a dilemma; in order to test the newest, fastest, most precise products, they themselves need components that are even better than those they are testing. The unique design constraints of ATE add to the difficulties of assembling a system for testing high speed, high pin-count devices. The electrical interface between the device under test (DUT) and the rest of the ATE system is the pin electronics, a complex subsystem containing the functions needed to source precise signals to the DUT pins as well as measure DUT-generated signals. There is an identical—or nearly so—pin electronics circuit for each active pin of the DUT, arranged in a circle around the DUT at the test head to maximize achievable density and partially equalize propagation delays between pin electronics and the DUT.

The heart of the pin electronics is the pin driver. This device must produce highly repeatable, low jitter pulses with precisely set amplitude and slew rate for the DUT. The pin-driver timing is set digitally; its amplitude is determined by analog control voltages. Because of the high speeds of pin drivers—a 100 MHz repetition rate corresponds to a 5 ns pulse width—the driver and DUT are typically interconnected by a 50 Ω transmission line. The pin driver can be digitally disconnected via a high impedance three-state output mode, needed when the DUT has an input/output pin (two modes) that must be tested without physically disconnecting the driver.

Figure 1, a typical pin-electronics block diagram, shows the variety of devices needed for the complete function. Under control of the test computer and dedicated hardware, desired data patterns must be generated for simultaneous application to DUT inputs; at the same time, appropriate DUT outputs must be captured and measured. For complete parametric testing, signal levels must be precisely varied by the test program to determine maximum and minimum performance boundaries.

The complete pin-electronics function requires many digital-toanalog converters (DACs) to program the source current, sink current, and the threshold (commutation) voltage between current sourcing and sinking modes.

Although Figure 1 shows DACs setting key levels, many testers now use rapidly refreshed sample/hold circuits—driven by a shared, precise DAC. The S/H amplifier is used in data distribution instead of data acquisition, i.e., the S/H holds a digitally determined value during the test to establish a quasi-steady-state value instead of capturing an unknown signal value prior to digitizing it.




Figure 1. Typical Pin-Electronics Block Diagram; All Items Shown May Recur for Each Driven Pin in High Performance Systems

Unavoidable time skew occurs between signals from the many drivers as they reach the DUT. This is due to different path lengths (and therefore delays), as well as propagation delays within active components. To compensate for this, a time-delay deskewing circuit or delay line is included with each pin's electronics. The precise delay time must be set with high resolution; it is determined during the system calibration cycles or by actual test.

The pulse output of a DUT pin is measured to provide rise and fall times (time from 10 to 90 per cent of upswing or downswing), amplitudes, slew rate, and related information. For the short time periods associated with these parameters, the measurements are made using pairs of comparators; the comparator output changes state when the waveform under observation crosses a specific threshold value. The threshold values for all these comparators are established by DACs or S/H circuits, under control of the test computer. The comparator outputs, in turn are connected to circuits that measure the period between changes in output states of the comparators.

DESIGN CHALLENGES

The designer's task is made more difficult by many simultaneous and often conflicting demands, as ATE speeds reach 200 MHz (and beyond), and DUT package content increases:

- high speed signal transitions are affected by parasitic inductance and capacitance, which slow the transitions and affect waveshape fidelity.
- noise glitches induced by high speed signals corrupt signals in nearby wiring; although decoupling, short leads, and ground planes are a minimum line of defense against these, more advanced techniques, such as differential signal paths, may also be required.
- accuracy in measurement requires components whose dynamic performance is predictable and stable with time and temperature. For a 200 MHz pin driver, the leading-edge-to-trailing-edge matching specification should be better than 200 ps. Low dispersion (variation in propagation delay as a function of the input signal swing) reduces skewing and makes compensation more precise; for example, low dispersion is critical in memory testers, to minimize the need for compensating delay lines on their many data pins. Dispersion matching should be close, both within a device and from device to device, for ease of replacement and calibration.
- slew rates must also be controlled (2 V/ns for the 200 MHz driver) for performance consistency.
- undershoot and overshoot of the pin-driver output must be limited in amplitude.
- the DUT must be tested at its normal operating voltages−and stressed beyond these values, so the ATE components must typically be capable of functioning with signals from −2 to +7 volts.
- mixed-signal testing imposes additional requirements for signal linearity, ramping, precision, and distortion for typically 20 out of 64 DUT pins.

The constraints are not solely electronic; electromechanical factors are also significant:

- test-head pin counts are increasing from 64 (typically) to 512 pins, requiring that more electronic circuitry be packed into the limited available space; using a larger test head means more propagation-delay uncertainty, timing mismatches, and corresponding inaccuracies.
- power consumption of the high speed circuitry is relatively high, exceeding 3 watts per pin; cooling the large number of densely populated pin-electronic circuits is difficult.
- power consumption and heating, along with other factors, affect reliability, which must be very high in a multimillion dollar test machine; users expect satisfactory up time and test throughput.
- the layout of the test head must maintain signal fidelity; transmission-line impedances must be held constant to minimize signal reflections between DUT and pin electronics.
- and, of course, cost becomes a significant factor when the per-pin cost is multiplied by the large number of pins.

FUTURE ATE PRODUCTS

For further information on the above products and future ATE products not listed here, please contact the factory directly.

DESIGN CHALLENGES

The designer's take is made more difficult by many simultaseous and often conflicting demands, as ATE speeds reach 200 May and beyond, and DHT nacions control increases.

- high speed signal transitions are affected by parasite inductance and capacitance, which slow the transitions and effect waveshape fidelity.
- noise glitches induced by high speed signals corrupt signals in nearby wiring, although decoupling, short feads, and ground pianes are a minimum line of defence against these, more advanced techniques, such as differential signal paths, may also be comited.
- e accuracy in measurement requires components whose dynamic performance is predictable and stable with time and temperature. For a 200 MHz pin driver, the leading-edge-to-trailingedge matching specification should be better than 200 ps. Low disposion (variation in propagation delay as a function of the imput signal swing) reduces skowing and makes compensation more precise; for example, low disposion is critical in memory testers, to minimize the need for compositing delay lines on their many data pins. Disposion matching should be close, both within a device and from device to device, for ease of replacement and calibration.
- slew rates must also be controlled (2 Vins for the 200 MHz driver) for performance consistency.
- undershoot and overshoot of the pin-driver output must be limited in amplitude.
- the DUT must be recred at its normal operating voltages—and arressed beyond these values, so the ATE compounts must typically be capable of functioning with signals from -2 to +7
- mixed-signal vertice imposes additional requirements for signal linearity, ramping, precision, and distortion for typically 20 our of 64 DMT mins.

The constraints are not solely electronic; electronic harters are also similizant

- test-head pin counts are increasing from 64 (typically) to 512
 pins, requiring that more electronic circuitry be packed into the
 limited available space, using a larger test head means more
 propagation-delay uncertainty, timing mismatches, and corresponding inaccuracies.
- power consumption of the high speed circuitry is relatively high exceeding 3 watts per pin; cooling the large number of densely contlated nin-electronic circuits is difficult.
- power consumption and hearing along with other facious, affect reliability, which must be very high in a multimilition dollar test machinet users expect satisfactory up time and test throughput.
- the layout of the test head toust maintain signal fidelity transmission-line impedances must be held constant to minimize signal reflections between DUT and pin electronics.
- wand, of course, cost becomes a significant factor when the

STOURGOUS STATES

For further information on the above products and fature ATE modulers not listed here, clease contact the factory directly.





High Speed Active Load with Inhibit Mode

AD1315

FEATURES

±50 mA Voltage Programmable Current Range
1.5 ns Propagation Delay
Inhibit Mode Function
High Speed Differential Inputs for Maximum Flexibility
Hermetically Sealed Small Gull Wing Package
Compatible with AD1321, AD1324 Pin Drivers

APPLICATIONS

Automatic Test Equipment Semiconductor Test System Board Level Test System


PRODUCT DESCRIPTION

The AD1315 is a complete, high speed, current switching load designed for use in linear, digital or mixed signal test systems. By combining a high speed monolithic process with a unique surface mount package, this product attains superb electrical performance while preserving optimum packaging densities in an ultrasmall 16-lead, hermetically sealed gull wing package.

Featuring current programmability of up to ± 50 mA, the AD1315 is designed to force the device under test to source or sink the programmed $I_{\rm OHPROG}$ and $I_{\rm OLPROG}$ currents. The $I_{\rm OH}$ and $I_{\rm OL}$ currents are determined by applying a corresponding voltage (5 V = 50 mA) to the $I_{\rm OH}$ and $I_{\rm OL}$ pins. The voltage-to-current conversion is performed within the AD1315 thus allowing the current levels to be set by a standard voltage out digital-to-analog converter.

The AD1315's transition from $I_{\rm OH}$ to $I_{\rm OL}$ occurs when the output voltage of the device under test slews above or below the programmed threshold, or commutation voltage. The commutation voltage is programmable from -2 V to +7 V, covering the large spectrum of logic devices while able to support the large current specifications (48 mA) typically associated with line drivers. To test I/O devices, the active load can be switched into a high impedance state (Inhibit mode) electrically removing the active load from the path through the Inhibit mode feature. The active load leakage current in Inhibit is typically 20 nA.

FUNCTIONAL BLOCK DIAGRAM



The Inhibit input circuitry is implemented utilizing high speed differential inputs with a common-mode voltage range of 7 volts and a maximum differential voltage of 4 volts. This allows for the direct interface to the precision of differential ECL timing or the simplicity of switching the Active Load from a single ended TTL or CMOS logic source. With switching speeds from $I_{\rm OH}$ or $I_{\rm OL}$ into Inhibit of less than 1.5 ns, the AD1315 can be electrically removed from the signal path "on-the-fly."

The AD1315 is available in a 16-lead, hermetically sealed gull wing package and is specified to operate over the ambient commercial temperature range from 0 to +70°C.

AD1315—SPECIFICATIONS (All measurements made in free air at $+25^{\circ}$ C. $+V_s = +10$ V, $-V_s = -5.2$ V, unless otherwise specified.)

Min -3.0	Тур	Max	Units	Comments
-3.0				
-3.0				
-3.0				
2.0		4.0	Volts	
0.4	ECL	4.0	Volts	
-2.0	1.0	2.0	mA	REATURES
			sidammarpor	±50 mA Voltage I
0		+5.0	Volts	Note 1
0		+5.0	Volts	Note 1
	50		kΩ	High Speed Differ
-2.0		+7.0	Volts	Note 2
-2.0		+7.0	Volts	Compatible with
0.5		+7.0	Volts	$V_{DUT}-V_{COM}>1 V$
-2.0		+4.0	Volts	$V_{COM}-V_{DUT}>1 V$
			metav2 te	See Note 3
				Board Level Test
	10		mA/V	See Figure 1
				See Figure 1
-0.12		+0.12	% FSR	
-2.0		+2.0	% FSR	
-1.0		+1.0	mA	
	10		μA/°C	
			Morre	RODUCT DESCRI
		3.0	pF	Inc AD1315 is a comp
-200			nA	esigned for use in line
	ampinu i	process with a	ontilonom bass	See Note 3
			this product a	See Figure 2
	0.5	ab 1.5 soloso	ns ms	See Note 4
			ns ins	See Note 4
nu o bran	ada .	Act 02 to or or	la variotementa	esturing current proc
				Dills is designed to
				ink the programmed
+95				nd los currents are d
COTTO			1.000	olusae (5 V = 50 mA
man yilko			intilw beamphine	urrent conversion is t
+70				See Note 5
-100				See Note 5
			77777	See Note 6
			THE REPORT HARDEN STR.	See Note 7
	-2.0 0 0 -2.0 -2.0 0.5 -2.0 -0.12 -2.0 -1.0	-2.0 1.0 0 0 50 -2.0 -2.0 0.5 -2.0 0.5 -2.0 10 -0.12 -2.0 -1.0 10 -200 20 0.5 1.5 15.2 +9.5 -5.45 -5.45 -5.2 +70 +85 -100 -85	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

¹I_{OHPROG}/I_{OLPROG} voltage range may be extended to -100 mV due to a possible 1 mA offset current.

²I_{OHRNT}/I_{OLRTN} should be connected to V_{COM} to minimize power dissipation.

³V_{DUT} = -2 V to +7 V, C_{TOTAL} = 10 pF, R_{DUT} = 10 Ω. For inhibit leakage tests, V_{DUT} = 0 V to +5.9 V, I_{OH} = -4 mA, I_{OL} = +4 mA, T_{CASE} = +36°C.

⁴Measured from the ECL crossing to the 10% change in the output current.

 $^{^{1}}$ PROGRAM = 1 30 mA. 2 40 mA. 2 50 mA. 2 76 mA 2 76 mA 2 76 mA 2 77 ma 1% change in 2 78 change in 2 78 mA 2 77 ma 1% change in 2 78 mA 2 78 mA 2 79 mA

Specifications subject to change without notice.


ABSOLUTE MAXIMUM RATINGS*

Power Supply Voltage bloods man V S.0 s WAG 01 to may
+V _S to GND
-V _S to GND11 V
Difference from +V _S to -V _S
Office Error = Lour (@ 0.2 VI - Gun X Vence (@ 0 stugn
Difference from INH to INH 5 V
INH, $\overline{\text{INH}}$ +V _S -13.4 V, -V _S +11 V
V_{COM} , V_{DUT} + V_{S} -13.1 V, - V_{S} +13.2 V
I_{OL} , I_{OH} Program Voltage $+V_S - 15 V$, $-V_S + 15 V$
Operating Temperature Range 0 to +70°C
Storage Temperature Range65°C to +125°C
Lead Temperature Range (Soldering 20 sec)**+300°C

PIN NO.	SYMBOL	FUNCTION
1	I _{OLRTN}	LOGIC LOW CURRENT RETURN
2	V _{COM}	COMMUTATION VOLTAGE
3	V _{DUT}	LOAD/DUT CONNECTION
4	-Vs	NEGATIVE SUPPLY
5	I _{OHRTN}	LOGIC HIGH CURRENT RETURN
6	IOLPROG	LOGIC LOW CURRENT PROGRAM VOLTAGE
7	LID	LID CONNECTION (INTERNAL)
8	GND	GROUND
9	IOHPROG	LOGIC HIGH CURRENT PROGRAM VOLTAGE
10	N/C	NO CONNECTION
11	N/C	NO CONNECTION
12	N/C	NO CONNECTION
13	+V _s	POSITIVE SUPPLY
14	INH	INHIBIT
15	INH	INHIBIT
16	N/C	NO CONNECTION

- *Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- **To ensure lead coplanarity (±0.002 inches) and solderability handling with bare hands should be avoided and the device should be stored in an environment at 24°C, ±5°C (75°F, ±10°F) with relative humidity not to exceed 65%.


CONNECTION DIAGRAM



SUGGESTED PAD LOCATION

Dimensions shown in inches and (mm).

SUGGESTED LANDING PADS LOCATION



ORDERING GUIDE

Model	Temperature Range	Description	Package Option*	
AD1315KZ	0 to +70°C	16-Lead Gull Wing	Z-16B	

*For outline information see Package Information section.

AD1315

DEFINITION OF TERMS

Gain

The measured transconductance.

$$Gain = \frac{I_{OUT} (@~5~V~Input) - I_{OUT} (@~0.2~V~Input)}{V_{PROG} (@~5~V) - V_{PROG} (@~0.2~V)}$$

where V_{PROG} values are measured at I_{OL}/I_{OH} PROG

Gain Error

The difference between the measured transconductance and the ideal expressed as a % of full-scale range.

Ideal Gain =
$$10 \text{ mA/V}$$

Offset Error

Offset Error is measured by setting the $\rm I_{OHPROG}$ or $\rm I_{OLPROG}$ inputs to 0.2 V and measuring $\rm I_{OUT}.$ Since both $\rm I_{OH}$ and $\rm I_{OL}$

outputs are unipolar, this small initial offset of 2 mA must be set to allow for measurement of possible negative offset. With a gain of 10 mA/V, a 0.2 V input should yield an output of ± 2 mA. The difference between the observed output and the ideal ± 2 mA output is the offset error.

Offset Error =
$$I_{OUT}$$
 (@ 0.2 V) - $Gain \times V_{PROG}$ (@ 0.2 V)

Linearity Error

The deviation of the transfer function from a straight line defined by Offset and Gain expressed as a % of FSR.

$$I_{OUT}(calc) = Gain \times V_{PROG}$$
 (@ set point) + Offset
where set point = V_{PROG} (from 0.2 V to 5 V)

$$I_{OUT}(FSR) = Gain \times V_{PROG}(@5V) + Offset$$

$$Linearity\ Error = \frac{I_{OUT}\ (measured) - I_{OUT}\ (calc)}{I_{OUT}\ (FSR)} \ \times \ 100$$




Figure 1. Definition of Terms




Figure 2. Timing Diagram for Inhibit Transition




Figure 3. $I_{\rm OL}$, $I_{\rm OH}$ Offset Current vs. Temperature




Figure 4. $I_{\rm OL}$, $I_{\rm OH}$ Gain Error vs. Temperature




Figure 5. I_{OH} , I_{OL} Linearity Error vs. Current Program Voltage




Figure 6. +I_{MAX}, -I_{MAX} to Inhibit Propagation Delay vs. Temperature




Figure 7. Inhibit to $+I_{MAX}$, $-I_{MAX}$ Propagation Delay vs. Temperature




Figure 8. Inhibit Mode Leakage Current vs. Case Temperature




Figure 9. AD1315 DC Test Circuit




Figure 10. AD1315 Propagation Delay Test Circuit

AD1315

FUNCTIONAL DESCRIPTION

The AD1315 is a complete high speed active load designed for use in general purpose instrumentation and digital functional test equipment. The function of the active load is to provide independently variable source and sink currents for the device to be tested.

The equivalent circuit for the AD1315 is shown in Figure 11. An active load performs the function of loading the output of the device under test with a programmed $I_{\rm OH}$ or $I_{\rm OL}$. These currents are independently programmable $V_{\rm COM}$ is the commutation voltage point at which the load switches from source to sink mode. The active load may also be inhibited, steering current to the $I_{\rm OLRTN}$ and $I_{\rm OHRTN}$ pins, effectively disconnecting it from the test pin.

The AD1315 accepts differential digital signals at its inhibit inputs ensuring precise timing control and high noise immunity. The wide inhibit input voltage range allows for ECL power supplies of $-5.2~\rm V$ and 0 V, $-3.2~\rm V$ and $+2~\rm V$, and 0 V and $+5~\rm V$. Where speed and timing accuracy are less important, TTL or CMOS logic levels may be used to toggle the Inhibit inputs of the AD1315. Single ended operation is possible by biasing one of the inputs to approximately $+1.3~\rm V$ for TTL or $\rm V_{CC}/2$ for CMOS. Care should be taken to observe the 4 V maximum allowable input voltage.

The I_{OH} and I_{OL} programming inputs accept 0 V to +5 V analog inputs, corresponding to 0 to 50 mA output currents. The V_{COM} input, which sets the I_{OH}/I_{OL} switch point, may be set anywhere within the input range of -2 V to +7 V.




Figure 11. Block Diagram

V_{DUT} **VOLTAGE RANGE**

In Figure 12, $V_{\rm DUT}$ range, $I_{\rm OH}$ and $I_{\rm OL}$ typical current maximums are plotted versus DUT voltage. In the $I_{\rm OH}$ mode ($V_{\rm DUT}$ higher than $V_{\rm COM}$), the load will sink 50 mA, until its output starts to saturate at approximately -1.5 V. In the $I_{\rm OL}$ mode ($V_{\rm DUT}$ lower than $V_{\rm COM}$), the load will source 50 mA until its output starts to saturate at approximately +5.5 V. At +7 V, the source current will be close to zero.




Figure 12. Allowable Current Range for IOH, IOL VS. VDUT

Ideally, the commutation point set at $V_{\rm COM}$ would provide instantaneous current sink/source switching. Because of I/V characteristics of the internal bridge diodes, this is not the case. To guarantee full current switching at the DUT, at least a 1 volt difference between $V_{\rm COM}$ and $V_{\rm DUT}$ must be maintained in steady state conditions. Because of the relatively fast edge rates exhibited by typical logic device outputs, this should not be a problem in normal ATE applications.

INHIBIT MODE LEAKAGE

The AD1315's inhibit-mode leakage current changes with both temperature and bias levels. There are two major contributing effects: transistor reverse-bias collector-base leakage and reverse leakage in the Schottky-diode bridge. Leakage variations with $V_{\rm DUT}$ arise primarily from transistor collector-base leakage, while both effects contribute to leakage current temperature variations. Inhibit-mode leakage is weakly dependent on $V_{\rm COM}$ and decreases slightly as the difference between $V_{\rm DUT}$ and $V_{\rm COM}$ is reduced. Figure 8 shows typical AD1315 inhibit leakage current as a function of $V_{\rm DUT}$ and temperature.

THERMAL CONSIDERATIONS

The AD1315 is provided in a 0.550" \times 0.550", 16-lead (bottom brazed) gull wing, surface mount package with a θ_{JC} of 10°C/W (typ). Thermal resistance (case-to-ambient) vs. air flow for the AD1315 in this package is shown in Figure 13. The data presented is for a ZIF socketed device. For PCB mounted devices (w/30 mils clearance) the thermal resistance should be ≈ 3 to 7% lower with air flows below 320 lfm $^{(1)}$. Notice that the improvement in thermal resistance vs. air flow starts to flatten out just above 400 lfm $^{(2)}$.

NOTES

1lfm is air flow in linear feet/minute.

²For convection cooled systems, the minimum recommended airflow is 400 lfm.




Figure 13. Case-to-Ambient Thermal Resistance vs. Air Flow

APPLICATIONS

The AD1315 has been optimized to function as an active load in an ATE test system. Figure 14 shows a block diagram illustrating the electronics behind a single pin of a high speed digital functional test system with the ability to test I/O pins on logic devices. The AD1315 active load, AD1321 or AD1324 pin driver, AD1317 high speed dual comparator and the AD664 quad 12-bit voltage DAC would comprise the pin electronic portion of the test system. Such a system could operate at 100 MHz with the AD1321 (200 MHz with the AD1324) in a data mode or 50 MHz (100 MHz) in the I/O mode.

The $V_{\rm COM}$ input sets the commutation voltage of the active load. With DUT output voltage above $V_{\rm COM}$, the load will sink current ($I_{\rm OH}$). With DUT output voltage below $V_{\rm COM}$, the load will source current ($I_{\rm OL}$). Like the $I_{\rm OH}$ and $I_{\rm OL}$ return lines, the $V_{\rm COM}$ must be able to sink or source 50 mA, therefore a standard op amp will not suffice. An op amp with an external complementary output stage or a high power op amp such as the AD842 will work well here. A typical application is shown in Figure 15.




Figure 14. High Speed Digital Test System Block Diagram




Figure 15. Suggested IOHRTN, IOLRTN, VCOM Hookup

LAYOUT CONSIDERATIONS

 $I_{\rm OHRTN}$ and $I_{\rm OLRTN}$ may be connected to any potential between -2 V and +7 V. These return points must be able to source or sink 50 mA, since the $I_{\rm OH}$ and $I_{\rm OL}$ programmed currents are diverted here in the inhibit mode. The RTNs may be connected

to a suitable GND. However, to keep transient ground currents to a minimum, they are typically tied to the $V_{\rm COM}$ programming voltage point.

EVALUATION BOARD

The AD1315 Evaluation Board allows the designer to easily evaluate the performance of the AD1315 and its suitability for the specific application. The AD1315EB includes a mounted

AD1315KZ active load, an ECL input buffer for Inhibit and the oscilloscope probe jacks necessary to properly analyze the true performance of the AD1315KZ. An equipment list is provided in order to minimize variations due to test setups.





Figure 16. AD1315EB Evaluation Board Circuit





Ultrahigh Speed Window Comparator with Latch

AD1317

FEATURES

Full Window Comparator
2.0 pF max Input Capacitance
9 V max Differential Input Voltage
2.5 ns Propagation Delays
Low Dispersion
Low Input Bias Current
Independent Latch Function
Input Inhibit Mode
80 dB CMRR

APPLICATIONS

High Speed Pin Electronic Receiver High Speed Triggers

Threshold Detectors

Peak Detectors

PRODUCT DESCRIPTION


The AD1317 is an ultrahigh speed window comparator with a latch. It uses a high speed monolithic process to provide high dc accuracy without sacrificing input voltage range. The AD1317 guarantees a 2.8 ns maximum propagation delay.

On-chip connection of the common input eliminates the contributions of a second bonding pad and package pin to the input capacitance, resulting in a maximum input capacitance of 2 pF.

The dispersion, or variation in propagation delay with input overdrive levels and slew rates, is typically 350 ps for 5 V signals and 200 ps for 1 V inputs.

The AD1317 employs a high precision differential input stage with a common-mode range of 9 V. Its complementary digital

FUNCTIONAL BLOCK DIAGRAM



outputs are ECL compatible. The output stage is capable of driving a 50 Ω line terminated to -2 V. The AD1317 also provides a latch function, allowing operation in a sample-hold mode. The latch inputs can also be used to generate hysteresis.

The comparator input can be switched into a high impedance state through the inhibit mode feature, electrically removing the comparator from the circuit. The bias current in inhibit mode is typically 50 pA.

The AD1317 is available in a small 16-lead, hermetically sealed "gull-wing" surface mount package and operates over the commercial temperature range, 0 to $+70^{\circ}$ C.

AD1317—**SPECIFICATIONS** (All specifications at $+25^{\circ}$ C, free air. Outputs terminated into 50 Ω to -2 V, with $+V_c = +10$ V, $-V_c = -5.2$ V unless otherwise specified.)

			AD1317KZ			CALLERY IN 188
Parameter	Symbol	Min	Тур	Max	Units	Comments
DC INPUT CHARACTERISTICS	ERRIDAN PER	DEATH TO THE				First Val 9 and Val 10 10 10 10
Offset Voltage	Vos	-10		10	mV	CMV = 0 V
Offset Drift	dV _{OS} /dT		20		μV/°C	
VINA/B Bias Currents	a v Os/a i		20		μ τ	-2 V to +7 V
Active	Ibca		10	33	μΑ	2 7 10 17 7
Inhibit	Ibci		50	33	pA	CONTRACTOR OF THE PROPERTY OF
VINA, VINB Bias Currents	FUNCTIONS		50		pri	-2 V to +7 V
Active	Ibsa		5	16.5	μΑ	Full Window Comparator
Inhibit	Ibsi		50	10.5	pΑ	2.0 of max input Capacitance
VINA/B Resistance	Rinc		4		MΩ	B V max Differential Input Volta
VINA, VINB Resistance	Rins		8		MΩ	
Capacitance VINA/B, VINA, VINB	the same of the sa		1.5	2.0	pF	2.6 ns Propagation Dalays
Voltage Range	C _{IN}	-2	1.5	7	Volts	See Note 5
Differential Voltage	V _{CM}	-(r) abity		9	Volts	See Note 5
	V _{DIFF}	4		9	VOILS	Independent Latch Function
	CMDD	70	00		IID.	-2 V to +7 V 14 Side of Superior
Rejection Ratio	CMRR	70	80		dB	-2 V to +7 V
LATCH ENABLE INPUTS	1 6					PARTY SA US
Input Voltage, Any Input		-2.0		5.0	Volts	APPLICATIONS
Differential Voltage		0.4		4	Volts	High Speed Pin Electronic Rece
Logic "1" Current	I _{IH}			10	μΑ	
Logic "0" Current	In	-200			μΑ	High Speed Triggers
Capacitance				4	pF	Threshold Detectors
INPUT ENABLE CURRENTS	at all of					Feat Detectors
Input Voltage, Any Input		-2.0		5.0	Volts	
Differential Voltage		0.4		4	Volts	
Logic "1" Current	I _{IH}			20	μΑ	
Logic "0" Current	I _{IL}	-200			μΑ	
Capacitance	ddiraganas JDE	эня китерию		4	pF	RODUCT DESCRIPTION
DIGITAL OUTPUTS	Science sent to	क्ट म सुनार्श के	71/17	B BILLY TOTAL	midow cons	w beags digitable has at 1161GA and
Logic "1" Voltage	V _{OH}	-0.98			Volts	rich. It uses a high speed monolithic
Logic "0" Voltage	VOL	mode, The I		-1.50	Volts	ocuracy without sacrificing input vell
SWITCHING PERFORMANCE					VINER DATE	See Figure 3
Propagation Delays	tion imput can b	The compass				
Input to Output	the inhibit me	state chronel	1.8	2.8	ns	See Note 1
Latch Enable to Output	t _{PDR} , t _{PDF}	COMMERCENCE	2.0	2.5	ns	See Note 1
Active to Inhibit	t _{LO}	typiculty 50	2.5	Ma I to some	ns	See Note 2
Inhibit to Active	t _{ID}		15		ns	See Note 2
Propagation Delay T.C.	t _{IE}	TENCE PROFILE	5		ps/°C	informed the recognitional and interpretational state
Dispersion	Thirom pushius	"Buth-ling,	,		ps/ C	See Note 4
5 V Signal	JOHNST STEETENS	mer igionem				See Figure 1
All Edges			450	600	ps	
Rising Edge			350		ps	he AD1317 employs a high precision
Falling Edge			350		ps	tith a common-mode range of 9 V.
1 V Signal			330		ps	See Figure 2
All Edges			250	400		See Figure 2
Rising Edge			200	400	ps	
Falling Edge			200		ps ps	
			200		ps	
LATCH TIMING	1	2.5	1.0		F-41	See Figure 3
Input Pulse Width	t _{PW}	2.5	1.0		ns	
Setup Time	t _S	1.5	0.4		ns	
Hold Time	t _H	0			ns	
POWER SUPPLIES						
-V _S to +V _S Range			15.2	15.6	District N	See Note 5
Positive Supply	$+V_S$	8.0	10.0	11.0	Volts	
Negative Supply	$-V_s$	-7.2	-5.2		Volts	
Positive Supply Current	I+		50	70	mA	
Negative Supply Current	I-	-100	-70		mA	
PSRR		65	75		dB	

NOTES

Propagation Delay is measured from the input threshold crossing at the 50% point of a 0 V to 5 V input to the output Q and \(\overline{Q}\) crossing.

Propagation Delay is measured from the input crossing of IE and \(\overline{IE}\) to when the input bias currents drop to 10% of their nominal value.

Propagation Delay is measured from the input crossing of IE and \(\overline{IE}\) to when the input bias currents rise to 90% of their nominal value.

Pospersion is measured with input slew rates of 0.5 V/ns and 2.5 V/ns for 5 V swings, 0.5 V/ns and 1 V/ns for 1 V swings.

The comparator input voltage range is specified for -2 V to +7 V for typical power supply values of -5.2 V and +10.0 V but can be offset for different input ranges such as -1 V to +8 V with power supplies of -4.2 V and +11 V, as long as the required headroom of 3 V is maintained between both V_H and +V_S and V. and V_L and -V_S.

Specifications subject to change without notice.

Power Supply Voltage
+V _s to GND
-V _s to GND9 V
Difference from $+V_S$ to $-V_S$ +16 V
Inputs
VINA/B, VINA, VINB $\dots + V_S - 13.5 \text{ V}, -V_S + 13.7 \text{ V}$
LEA, $\overline{\text{LEA}}$, LEB, $\overline{\text{LEB}}$ + V_S -14 V, $-V_S$ +12 V
IE, $\overline{\text{IE}}$ +V _S -14 V, -V _S +10.3 V
Outputs ² _ orran Morrowish vingue and/or
QA , \overline{QA} , QB , \overline{QB} $GND -0.5 V$, $GND +3.5 V$
Operating Temperature Range 0°C to +70°C
Storage Temperature Range
After Soldering65°C to +125°C
Lead Temperature Range (Soldering 20 sec) 3 $+300^{\circ}$ C

NOTES

Stresses above those limits under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

²Limits apply for shorted output.

³To ensure lead coplanarity (±0.002 inches) and solderability, handling with bare hands should be avoided and the device should be stored in an environment at 24°C ±5°C (75°F ±10°F) with relative humidity not to exceed €500.

WINDOW COMPARATOR PIN ASSIGNMENT

Pin No.	Descripti	on VIVE and VIVA/B to on
1.50	VINA	Noninverting Comparator A Input
2	VINA/B	Window Comparator Common Input
3	VINB	Inverting Comparator B Input
4	ĪĒ	Input Enable
5	IE SAME	Input Enable
6	-V _s	Negative Supply, -5.2V
7	GND	Ground
8	+V _s	Positive Supply, +10V
9	LEB	Latch Enable B
10	LEB	Latch Enable B
11	QB	Comparator B Output
12	QB	Comparator B Output
13	QA	Comparator A Output
14	QA	Comparator A Output
15	LEA	Latch Enable A
16	LEA	Latch Enable A

Rinc


or respect this shall see H.I. saded early municiple. ORDERING GUIDE at signife active out guideof consisters ruchi

Model	Temperature Range	Description	Package Option*	
AD1317KZ	0 to +70°C	16-Lead Gull Wing	Z-16A	


*For outline information see Package Information section.

CONNECTION DIAGRAMS

Dimensions shown in inches and (mm).



SUGGESTED LANDING PADS LOCATION



AD1317 — Definition of Terms

Vos TME	INPUT OFFSET VOLTAGE – The voltage which must be applied between either VINA and VINA/B	I_{OH}	LOGIC "1" OUTPUT CURRENT - The logic high output source current.
	or VINB and VINA/B to obtain zero voltage between outputs QA and \overline{QA} , or QB and \overline{QB} , respectively.	I _{OL}	LOGIC "0" OUTPUT CURRENT - The logic low output source current.
IV _{OS} /dT	OFFSET DRIFT – The ratio of the change in input offset voltages, over the operating temperature range, to the change in temperature.	· +16 V · +13.7 V V _S +12 V	POSITIVE SUPPLY CURRENT – The current required from the $+V_S$ supply. NEGATIVE SUPPLY CURRENT – The current
bca	INPUT BIAS CURRENT (VINA/B, ACTIVE) – The bias current of the window comparator's common input with inputs enabled.	PSRR	required from the $-V_S$ supply. POWER SUPPLY REJECTION RATIO – The ratio of power supply voltage change to the
bci	INPUT BIAS CURRENT (VINA/B, INHIBIT) – The bias current of the window comparator's		peak-to-peak change in input offset voltage. WITCHING TERMS (See Figure 3)
lbsa Ibsi	common input with inputs inhibited. INPUT BIAS CURRENT (VINA or VINB, ACTIVE) – The bias current of either single input with inputs active. INPUT BIAS CURRENT (VINA or VINB,	t _{PDR}	INPUT TO OUTPUT RISING EDGE DELAY – The propagation delay measured from the time VINA/B crosses either VINA or VINB, in a low to high transition, to the time QA and $\overline{\rm QA}$ or QB and
.001	INHIBIT) – The bias current of either single input with inputs inhibited.	t _{PDF}	QB cross, respectively. INPUT TO OUTPUT FALLING EDGE DELAY - The propagation delay measured from the time
Rinc	INPUT RESISTANCE (VINA/B) - The input resistance looking into the window comparator's common input.		VINA/B crosses either VINA or VINB, in a high to low transition, to the time QA and \overline{QA} or QB and
Rins	INPUT RESISTANCE (VINA or VINB) – The input resistance looking into either single input.	t _s	MINIMUM LATCH SET-UP TIME - The minimum time before LE goes high with respect to
C _{IN}	INPUT CAPACITANCE (VINA/B) – The capacitance looking into the window comparator's		LE that an input signal change must be present in order to be acquired and held at the outputs.
V _{CM}	common input. INPUT COMMON-MODE VOLTAGE RANGE – The range of voltages on the input terminals for which the offset and propagation delay specifica-	H to + 70 to	MINIMUM LATCH HOLD TIME – The minimum time after LE goes high with respect to LE that the input signal must remain unchanged in order to be acquired and held at the outputs.
V_{DIFF}	tions apply. INPUT DIFFERENTIAL VOLTAGE RANGE – 100 The maximum difference between any input		MINIMUM LATCH ENABLE PULSE WIDTH – The minimum time that LE must be held high with respect to \overline{LE} in order to acquire and hold an input
CMRR	terminal voltages. COMMON-MODE REJECTION RATIO – The ratio of common-mode input voltage range to the peak-to-peak change in input offset voltage over this	t _{LO}	change. LATCH ENABLE TO OUTPUT DELAY – The time between when LE goes high with respect to LE that QA and QA or QB and QB cross.
I _{IH}	range. LOGIC "1" INPUT CURRENT – The logic high current flowing into (+) or out of (-) a logic input.	$t_{ m ID}$	INPUT STAGE DISABLE TIME – The time between when $\overline{1E}$ goes high with respect to IE that the input bias currents drop to 10% of their
I _{IL}	LOGIC "0" INPUT CURRENT - The logic low current flowing into (+) or out of (-) a logic input.	t_{IE}	nominal value. INPUT STAGE ENABLE TIME – The time
V _{OH}	LOGIC "1" OUTPUT VOLTAGE - The logic high output voltage with a specified load.		between when IE goes high with respect to IE that the input bias currents rise to 90% of their nominal values.
V _{OL}	LOGIC "0" OUTPUT VOLTAGE - The logic low output voltage with a specified load.		

6-18 ATE COMPONENTS REV. A






Figure 1. Dispersion Test Input Conditions - 5 V Signal





Figure 2. Dispersion Test Input Conditions - 1 V Signal



REV. A




Figure 4. Response to Overdrive Variation - Rising Edge




Figure 5. Response to Overdrive Variation - Falling Edge




Figure 6. Response to Various Signal Levels – Rising Edge




Figure 7. Response to Various Signal Levels – Falling Edge




Figure 8. Propagation Delay vs. Slew Rate





Figure 9. Propagation Delay vs. Temperature – Rising Edge



-0.5 R₁ = 560 -1.5 R₂ = -2.0 R₃ = -2.0 R₄ = -2.0 R₅ = -




Figure 10. Propagation Delay vs. Temperature – Falling Edge

Figure 11. Output Waveform vs. Load

Figure 12. Propagation Delay vs. Common-Mode Voltage




Figure 13. Voltage Gain vs. Frequency




Figure 15. Output Levels vs. Temperature




Figure 17. Input Bias Current vs. Input Voltage




Figure 14. Common-Mode Range vs. Power Supply




Figure 16. Input Bias Current vs. Temperature




Figure 18. Input Bias Current vs. Input Voltage

AD1317—Typical Performance Characteristics




Figure 19. Change in Bias Current vs. Input Differential Voltage (VINA/B – VINA, VINB)




Figure 20. Output Voltage vs. Source Current




Figure 21. Power Supply Currents vs. Temperature




Figure 22. Inhibit Input Bias Current vs. Common-Mode Voltage




Figure 23. Inhibit Input Bias Current vs. Input Voltage (VINA/B = 7 V)




Figure 24. Inhibit Input Bias Current vs. Input Voltage (VINA/B = -2 V)

FUNCTIONAL DESCRIPTION

The AD1317 is an ultrahigh speed window comparator designed for use in general purpose instrumentation and automatic test equipment. The internal connections for windowing operation keep the capacitance at the critical common input (VINA/B) well below what could normally be obtained using separate input pins.

Another key feature is that the front end circuitry may be disabled, decreasing input bias currents to 50 pA (typical). This enables sensitive dc current testing without having to physically disconnect the AD1317's input from the circuit. The comparator's outputs would normally be latched to maintain absolute logic levels prior to inhibiting the input.

High speed comparators using bipolar process technology usually have input bias currents in the 1 μA to 20 μA range, and the AD1317 is no exception in this regard. This occurs because the input devices usually have low current gain but must be operated at high currents to obtain the widest possible bandwidth. Careful design minimizes variations in the AD1317's bias current with respect to both differential and common-mode input variations. This translates directly to a high equivalent input resistance, the minimum of which occurs with zero differential input. The typical input resistance of the AD1317's common input under this condition is on the order of 4 megohms.

Many ATE applications have required input dividers/buffers to reduce standard logic voltages to levels which can be processed by "687" type comparators. These dividers have also reduced the slew rates at which the comparators must properly function. The AD1317's 9 volt differential and common-mode input ranges and 2.5 V/ns slew rate capability make these buffer circuits unnecessary in most applications.

Separate, complementary latch inputs are provided for each comparator. These may be driven by differential or single-ended sources ranging from ECL to HCMOS logic. When using the comparator's transparent mode, the latch inputs may be tied anywhere within their common-mode range with a maximum differential of 4 V. Symmetrical hysteresis may also be generated by applying a small differential voltage to the latch inputs (see HYSTERESIS).

The AD1317's outputs are standard emitter followers with ECL-compatible voltage swings. The recommended output termination is 50 ohms to $-2~\rm V$. Larger value termination resistors connected to $-\rm V_S$ may be used, but will reduce edge fidelity. Typical output rise and fall times (20%–80%) are 1 ns with a 50 ohm, 10 pF load. The maximum output source current is 40 mA.

THERMAL CONSIDERATIONS

The AD1317 is provided in a 0.450" \times 0.450", 16-lead (bottom brazed) gull wing, surface mount package with a typical $\theta_{\rm JC}$ (junction-to-case thermal resistance) of 17.5°C/W. Thermal resistance $\theta_{\rm CA}$ (case to ambient) vs. air flow for the AD1317 in this package is shown in Figure 25. The improvement in thermal resistance vs. air flow begins to flatten out just above 400 lfm $^{(1.7)}$

NOTES

1lfm is airflow in linear feet/minute.

²For convection cooled systems, the minimum recommended airflow is 400 lfm.




Figure 25. Case-to-Ambient Thermal Resistance vs. Air Flow

DISPERSION

Propagation delay dispersion is the change in device propagation delay which results from changes in the input signal conditions. Dispersion is an indicator of how well the comparator's frontend design balances the conflicting requirements of high gain and wide bandwidth. High gain is needed to ensure that small overdrives will produce valid logic outputs without an increase in propagation delay, while wide bandwidth enables the comparator to handle fast input slew rates. The input signal criteria used to determine the AD1317's dispersion performance are amplitude, overdrive and slew rate for both standard CMOS and ECL signal levels.

HYSTERESIS

The customary technique for introducing hysteresis into a comparator uses positive feedback as shown in Figure 27. The major problems with this approach are that the amount of hysteresis varies with the output logic levels and that the hysteresis is not symmetrical around zero.

The AD1317 does not use this technique. Instead, hysteresis is generated by introducing a differential voltage between LE and LE as shown in Figure 28. Hysteresis generated in this manner is independent of output swing and is symmetrical around zero. The variation of hysteresis with input voltage is shown in Figure 29; the useful hysteresis range is about 20 mV.

LAYOUT CONSIDERATIONS

Like any high speed device, the AD1317 requires careful layout and bypassing to obtain optimum performance. Oscillations are generally caused by coupling from an output to the high impedance inputs. All drive impedances should be as low as possible, and lead lengths should be minimized. A ground plane should be used to provide low impedance return paths. Care should be taken in selecting sockets for incoming or other testing to minimize lead inductance, and sockets are not recommended for production use.

AD1317

Output wire lengths should be kept below one inch. Longer connections require the use of transmission line techniques to prevent ringing and reflections. Lines should be terminated with their characteristic impedance to -2 V. Thevenin-equivalent termination to $-V_S$ is also possible.

High quality RF capacitors should be used for power supply bypassing. These should be located as closely as possible to the AD1317's power pins and connections to the ground plane should have the minimum possible length. Both $+\rm V_S$ and $-\rm V_S$ must be bypassed with 470 pF capacitors located within 0.25 inches of the device's supply pins. In addition, each supply should be bypassed with 0.1 μF ceramic and 10 μF tantalum capacitors. Low impedance power distribution techniques will make the locations of these components less critical. Adding 470 pF capacitors at the VINA and VINB inputs, as close as possible to the package, will improve circuit performance and noise immunity in dc-compare applications.




Figure 26. AD1317 Basic Circuit Decoupling




Figure 27. Typical Comparator Hysteresis




Figure 28. AD1317 Comparator Hysteresis Test Setup




Figure 29. AD1317 Typical Hysteresis Curve




Figure 30. AD1317 Hysteresis




Figure 31. High Speed Digital Test System Block Diagram




Figure 31. High Speed Digital Test System Block Diagram

FEATURES

Output Swing Adjustable to 22 V (24 V with ±16 V Supplies)

100 mA Output Current Drive Slew Rate to 500 V/μs Power Down "Stand-By" Mode Driver Inhibit Function

Over Current Fault Indicator High Speed Differential Inputs

APPLICATIONS


Automatic Test Equipment
System Testers
Functional Testers
Instrumentation & Characterization Equipment
General Purpose Driver

PRODUCT DESCRIPTION

The AD1320 is a complete high voltage pin driver designed for use in PC board, mixed-signal and large system testers including portable and ground military and commercial testers. Using a high speed, high breakdown, monolithic process, this product offers outstanding electrical performance, optimum packing density, and long term reliability in its 18-pin hermetically sealed DIP package.

Featuring unity gain, output levels programmable from $-11~\rm V$ to $+11~\rm V$, and an output swing capability of 400 mV to 22 V, the AD1320 is designed to drive ECL, TTL, and CMOS logic families, RS-232 lines, and mixed-signal inputs. Its high output current capability allows real-time stimulation in the most difficult tester environments with a minimum of external components. The pin driver can be switched into a high impedance state using its inhibit mode for testing I/O devices. The AD1320's typical inhibit leakage current is 500 nA, and the output charge transfer when going into inhibit mode is typically less than 50 pC.

FUNCTIONAL BLOCK DIAGRAM



Transitions between output High and Low and to and from inhibit are controlled via the AD1320's high speed differential data and inhibit inputs. This allows for direct interfaces with the precision timing of differential ECL or the simplicity of single-ended TTL or CMOS logic. The analog High and Low reference inputs are equally easy to interface. Requiring typically 1 μ A of bias current, these inputs can be directly coupled to the output of a DAC, either singly or in parallel with the inputs of a number of other drivers.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

$\begin{array}{lll} \textbf{AD1320} - \textbf{SPECIFICATIONS} & \text{(All specifications at $T_A = +25^{\circ}$C in still air, $V_{cc} = +15$ V, $V_{EE} = -15$ V, $V_{HOUT} = +10$ V, $V_{LOUT} = -10$ V, $V_{SR} = +5.0$ V, unless otherwise noted. \\ & \text{See Figure 1 for output load and stability circuitry.)} \end{array}$

Parameter	Min	Тур	Max	Units	Comments
DIFFERENTIAL INPUT CHARACTERISTICS			OF SWALL STORY		
D to \overline{D} , INH to \overline{INH}					
Voltage Range, Any Single Input	-2.0		+7.0	V	
Differential Input Amplitude	0.4	ECL	5.0	V	
Bias Current Ald Mindle Lanortone	-35		35	μΑ	PEATURES
REFERENCE INPUTS		V 2112	nnw v naj v	IN 02 sleets	Upin griero negro
V _{HIN} , V _{LIN} Bias Currents	-O HIS	1		μА	Note 1
CONTROL INPUTS	TO HAVE			eyl	Slew Rate to 500 V
V _{SR} (Slew Rate) Input Current	4		15	μΑ	$0.5 \text{ V} < \text{V}_{SR} < 5 \text{ V}$
Power-Down Input	- Å 1937			noi	Driver Inhibit Franci
Logic High (Powered Down)	2.0		5.5	V	Over Current Fault
Logic Low (Active)	0.0		0.8		High Speed Differen
Input Resistance	Of Land	16	NA.	kΩ	Note 2
LOGIC REFERENCE PINS	1 7 8 2 3	ALLE	. 1	tasconie	Automatic Test Eq.
Logic Reference Voltage Out	0.00	1800	DE		System Testers
Logic Reference Set Open		2.5		V	Functional Tester
Logic Reference Set Grounded		1.4	analast on	V	8 netamentation 8
Output Impedance	A Park	2.5	111		General Purpose In
Logic Reference Set Current, Grounded	156	430	A	μΑ	of acording a transmitter
OUTPUT CHARACTERISTICS	0.00	201		Mon	RODUCT DESCRIP
Output Voltage Range	$V_{EE} + 4$	signed her bargis	$V_{CC} - 4$	ne highy ole g	he ADI320 is a comple
Output Voltage Amplitude	0.4	s including	47		Note 3
Offset	-30	±10	+30	mV	Note 4 bas sidemo
Gain on the or bas woll has dell sugmo asserted	0.999	1.000	1.001	V/V	Note 5
Linearity Error as figure a USEICIA on siv bellocted					Note 6
Output Voltage Temperature Drift	deti bess steb	±0.5		mV/°C	ity, and long term relia
Current Drive amie and to JOH Introvelleb to anie	precision tir				IP package.
Static "I bus daily golane and . rigol COMO and	-100		100	mA	oo ding ying galamas
Positive Current Limit should be year yillange on	100		175	mA	To GND
Negative Current Limit	ald -175		-100		To GND
Leakage Current, Inhibit Mode				μΑ	Note 7
Output Resistance, ILOAD = ±5 mA		TBD	5.5	Ω	Note 8
Output Resistance, $I_{LOAD} = \pm 100 \text{ mA}$	1.5		8.5		
FAULT INDICATOR		50mebso	mi daid a om	a be switched	ienes. The pin driver ca
Current Fault (Active Low)					Note 9
Positive Output Current Setpoint	90	100	110	mA	UNI320's typical inhibit
Negative Output Current Setpoint	-110	-100	-90 min	mA iog	nn charge transfer when
DYNAMIC PERFORMANCE				THE RESERVE	Note 10
Driver Mode					
Delay Time	4.0	5.0	6.0	ns	Note 11
Delay Time Matching, Edge-to-Edge		1.5	2.0	ns	
Rise & Fall Time				Distance of the last	Note 12
5 V Swing		6	8	ns	
20 V Swing		35	40	ns	
Slew Rate, $V_{SR} = +5.0 \text{ V}$	TBD	500	TBD	V/µs	Note 13
Slew Rate, $V_{SR} = +0.5 \text{ V}$	TBD	50	TBD	V/µs	Note 13
Overshoot	-500		500	mV	
Preshoot	-200		+200	mV	
Settling Time		TBD		ns	Note 14

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

Parameter	INE PIEZ	Min	Тур	Max	Units	Comments
DYNAMIC PERFORMANCE	Todayê	Pin No.		NOTTA	CONFIGUR	MIZ
Inhibit Mode Delay Time Output High or Low to Inhibit to Output High or Low Overshoot & Preshoot Output Capacitance Output Charge Entering Inhibit I	Fault V	3.0 6.5 -500	4.0 7.4	5.0 8.5 500 20 50	ns ns mV pF	Note 15 $C_{L} = 100 \text{ pF}$
POWER SUPPLIES 101 Holders Current	HVI	8		LES GI	(Hot In Scale)	Nwodd 1 Hen
Positive Supply, Active		01	40	45 434 91	mA	CHD CHD
Positive Supply, Powered Down		11		51 6 101	mA	T REG
Negative Supply, Active		-45	-40		mA	
Negative Supply, Powered Down		-5	. 1		mA	[1] [690]
+PSRR		1	5	5	mV/V	$V_{CC} \pm 2.5\%$
-PSRR 1 sasiloV sugmO		A	2	5	mV/V	$V_{EE} \pm 2.5\%$

 1 Specification applies for V_{EE} + 4 < V_{HIN} , V_{LIN} < V_{CO}

²Resistance to ground.

 3 24 V output swing requires ± 16 V supplies; maximum output amplitude using ± 15 V supplies is 22 V.

**Measured for output "high" and output "low" with V_{HIN} , V_{LIN} = 0 V.

**Gain is defined as 20 V/(V_{INI} – V_{IN2}) where V_{INI} and V_{LIN} , are the input voltages required to force V_{OUT} to ± 10.000 V. Gain is measured for both output "high" and output "low" by applying the inputs to V_{HIN} and V_{LIN} , respectively. V_{LIN} is held at -11 V when measuring output "high" gain; V_{HIN} is held at +11 V when measuring output "low" gain.

6Linearity is measured for both the output "high" and output "low" states using the endpoint method with endpoints determined during the gain measurement (see Note 5).

**The Current Fault Indicator pin (Pin 4, CFI) should be pulled up to +5 V with a $2k\Omega$ resistor. Active Low is defined as $V_{CFI} < 2.5$ V.

¹⁰V_{HOUT} = +5.0 V, V_{LOUT} = 0.0 V, V_{SR} = +5.0 V for all dynamic specifications, except V_{HOUT} = +10 V, V_{LOUT} = −10 V for 20 V output swing tests.

11 Drive mode delay times are measured from the crossing of differential ECL data inputs to a 200 mV transition (excluding preshoot) at the driver output. See

¹²Measured between the 10% and 90% points of the output waveform.

13Slew rates are calculated based on the measured 20% to 80% rise time and fall time for a 20 V output swing.

14Settling time is measured between the time at which 90% of a 5 V output transition has been completed and the time at which the output is within ±200 mV of its final value. See Figure 3.

15 Inhibit Mode delay times are measured from the crossing of differential ECL inputs to a 200 mV transition at the output. The output load is 50 Ω in parallel with less than 10 pF to ground, $V_{HOUT} = +500$ mV, $V_{LOUT} = -500$ mV. See Figure 2.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS1

Operating Temperature Range 0°C to +70°C Storage Temperature Range-65°C to +150°C Power Supply Voltage V_{CC} to Ground+30 V Data and Inhibit Inputs Any Input -TBD V to +TBD V Maximum Differential Input 5.5 V Maximum Current Into Any Input 20 mA

Power Dissipation 2.8 W at 25°C with 400 lfm Airflow

. and No Heat Sink

Output Short Circuit Duration

To Ground	1													. Indefinite
To V _{CC} -	3	V												Indefinite*
To VEE +	3	V												Indefinite*

NOTES

¹Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; the functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device


*The AD1320's output is not protected against short circuits outside this range. Shorting the output to potentials greater than V_{CC} – 3 V or less than V_{EE} + 3 V may destroy the device.

ORDERING GUIDE

Model	Temperature Range	Description	Package Option*
AD1320KQ	0°C to +70°C	18-Lead Cerdip	O-18

^{*}For outline information see Package Information section.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.



GS'

Output Short Circuit Duration

Output Short Circuit Duration

For to +70°C

To Ground

To V_{ER} + 3 V

Hadefinite

To V_{ER} + 3 V

Hadefinite

WOTES

Stresses above those listed under "Absolute Maximum Ratings" may come permanent damage to the device. This is a stress rating only the functional approximate of the device at tracer conditions beyond these indicated approximately the functional permanent damage at order conditions by one discontinuity in the operational actions of the device at tracer conditions by conditions by a stress indicated approximately approximate the conditions for extended periods may affect device at 25°C with 400 lim Airflow

Shorting the curput to present approximate short circuits outside this range at 25°C with 400 lim Airflow

Shorting the curput to present than V_{CC} = 3 V at less than V_{CC} = 3 V at less than V_{CC} = 4 V

ORDERING GUIDE

	Temperature	
*noise0		Model

This information applies to a product under development. Its characteristics and specifications are subject to change without notice.

Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

REV. 0

DEFINITION OF TERMS OFFSET

The offset error for logic high is determined by forcing the driver's output to logic high with zero volts applied to $V_{\rm HIN}$. The driver output voltage then represents the offset "high" error. The same approach is used to determine the offset "low" error.

GAIN

Logic high gain error is measured by driving the AD1320's output to logic high, holding $V_{\rm LIN}$ at $-11~\rm V$, and measuring the change in $V_{\rm HIN}$ required to change the output voltage by 20.000 V (from $-10.000~\rm V$ to $+10.000~\rm V$). Logic low gain error is measured holding $V_{\rm HIN}$ at $+11~\rm V$ and varying $V_{\rm LIN}$ to change the output from $-10.000~\rm V$ to $+10.000~\rm V$. Gain is specified with no output load and will vary as a function of loading because of the AD1320's nonzero output impedance.

LINEARITY

The maximum deviation of the driver's transfer function from a reference line with endpoints of -10.000~V and +10.000~V. Logic high linearity is measured by holding $V_{\rm LIN}$ at -11~V and varying $V_{\rm HIN}$ between the voltages needed to drive the AD1320's output to $\pm 10.000~V$. Logic low linearity is measured in similar fashion, holding $V_{\rm HIN}$ at +11~V and changing $V_{\rm LIN}$. Linearity is specified and tested with no dc load.

DELAY TIME

The time required for the input signal(s) to propagate through the driver and be converted to the desired output levels. The precise measurement techniques are defined in the notes and are shown in Figure 2.

EDGE-TO-EDGE MATCHING

Edge-to-edge matching is the difference, in time, between the delay times of the rising and falling edges.

SLEW RATE

The average rate of change of the output waveform between two specified voltages. Maximum slew rate is achieved during large-signal output transitions.

OVERSHOOT AND PRESHOOT

The amount by which transients on the driver's output exceed the desired beginning and ending set voltages for a given transition. Refer to Figure 3.




Figure 1. Output Stability Network and Load




Figure 2. Timing Diagram for Drive and Inhibit Propagation Delays




Figure 3. Definition of Waveform Aberrations and Settling Time

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

DIFFINITION OF TERMS

OFFSET

The offset error for logic high is determined by for duty the driver's output to logic high with zero volts applied to V_{111N}. The driver output voltage then represents the offset 'high' error. The same approach is used to determine the offset 'low' error.

CAIN

Logic high gain error is measured by driving the AD1320's output to logic high, holding $V_{\rm LIS}$ at $-11~\rm V$, and measuring the change in $V_{\rm RIM}$ required to change the output voltage by 20.000 V (from $-10.060~\rm V$ to $+10.060~\rm V$). Logic low gain error is measured holding $V_{\rm RIM}$ at $+11~\rm V$ and varying $V_{\rm LIM}$ to change the output from $-10.000~\rm V$ to $+10.060~\rm V$. Gain is specified with no output load and will vary as a fixedion of loading because of the AD1320's nonzero output impedance.

LINEARGTY

The maximum deviation of the driver's transfer function from a reference line with endpoints of -10.000 V and -13.000 V. Logic high I nearity is measured by holding $V_{LIS} \approx -11 \text{ Ver}$ and varying V_{RIS} between the voltages needed to daily the AD1320's output to $\pm 10.000 \text{ V}$. Logic low linearit, 's measured in similar hadron, holding $V_{RIS} \approx 1.1 \text{ V}$ and the voltaging $V_{LIS} \approx 1.1 \text{ Near other states with one of changing <math>V_{LIS}$. Linearity is excelled and tested with one of closed.

DESTRUCTION OF

The time required for the input signal(s) to propagate through the driver and be converted to the desired output levels. The precise measurement recliniques are defined in the notes and are shown in Figure 2.

EDGE-TO-EDGE MATCHING

Edge-to-edge matching is the difference, in time, between the

SLEW RATE

The average rate of change of the output waveform between two specified voltages. Maximum slew rate is achieved during large-signal output transitions.

TOOHERED OWN TOOHERSON

The amount by which transients on the driver's output exceed he desired beginning and ending set voltages for a given mansiion, Refer to Figure 3.



WASTERNIED TO A SEAS OF STREET, SATISFIES AND A SEASON OF STREET, SATISFIE

Figure 1. Output Stability Network and Load






Figure 2. Timing Disgram for Drive and Inhibit Propagation Delays




Figure 3. Definition of Waveform Aberrations and Settling

Tals information applies to a product under development its characteristics and specifications are subject to change without notice.

Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.



High Speed Pin Driver with Inhibit Mode

AD1321

FEATURES

100 MHz Driver Operation
Driver Inhibit Function
250 ps Edge Matching
Guaranteed Industry Specifications
50 Ω Output Impedance
1 V/ns Slew Rate

Variable Output Voltages for ECL, TTL and CMOS High Speed Differential Inputs for Maximum Flexibility Hermetically Sealed Small Gull Wing Package

APPLICATIONS

Automatic Test Equipment
Semiconductor Test Systems
Board Test Systems
Instrumentation & Characterization Equipment


PRODUCT DESCRIPTION

The AD1321 is a complete high speed pin driver designed for use in digital or mixed signal test systems. By combining a high speed monolithic process with a unique surface mount package, this product attains superb electrical performance while preserving optimum packaging densities and long term reliability in an ultrasmall 16-lead, hermetically sealed gull wing package.

Featuring unity gain programmable output levels of -2 V to +7 V with output swing capability of less than 100 mV to 9 V, the AD1321 is designed to stimulate ECL, TTL and CMOS logic families. The 100 MHz (5.0 ns pulsewidth) data rate capacity, 1 V/ns slew rate, and matched output impedance allows for real-time stimulation of these digital logic families. To test I/O devices, the pin driver can be switched into a high impedance state (inhibit mode) electrically removing the driver from the path through the inhibit mode feature. The pin driver leakage current in inhibit is typically 50 nA, and output charge transfer entering inhibit is typically less than 15 pC.

The AD1321 transition from HI/LO or to inhibit is controlled through the data and inhibit inputs. The input circuitry is implemented utilizing high speed differential inputs with a common mode range of 3 volts. This allows for direct interface to

FUNCTIONAL BLOCK DIAGRAM



the precision of differential ECL timing or the simplicity of stimulating the pin driver from a single ended TTL or CMOS logic source. The analog logic HI/LO inputs are equally easy to interface. Typically requiring 350 μ A of bias current, the AD1321 can be directly coupled to the output of a digital-to-analog converter.

The 150 MHz analog bandwidth of the logic HI/LO inputs allows for four quadrant multiplying providing maximum flexibility as a standard pin driver and a waveform generator all in one package.

The AD1321 is available in a 16-lead, hermetically sealed gull wing package and is specified to operate over the ambient commercial temperature range from 0 to $+70^{\circ}$ C.

AD1321 — SPECIFICATIONS (All measurements made in free air at $+25^{\circ}$ C. Output load 10 k Ω /6 pF with $+V_s = +10$ V, $-V_s = -5.2$ V unless otherwise noted)

shall tididal ditu		01321K2		***	SEOVED IV
Parameter 3 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	Min	Тур	Max	Units	Comments
DIFFERENTIAL INPUT					
CHARACTERISTICS					
D to \overline{D} , INH to \overline{INH}					
Input Voltage, Any One Input	-2.0		+7.0	Volts	
Differential Input Range	0.4	ECL	3.0	Volts	PEATURES
Bias Current		175	300	μΑ	100 MHz Driver Operation
REFERENCE INPUTS	SDAXDA9				See Note 1
V _{HIGH} Range (V _H)	-2.5 GU		+7.5	Volts	250 ps Edge Matching
V _{LOW} Range (V _L)	-2.5		+7.5	Volts	Guarantage Industry Specificati
V _{HIGH} Bias Currents (V _H)	2.5	0.5	1.2	mA	50 A Octput Impedance
		0.3	0.5	mA	1 V/na Slaw Rate
V _{LOW} Bias Currents (V _L)			0.5	THE RESIDENCE OF THE PARTY OF T	Tel Pristley freated aldehov
Input Bandwidth	3 8	150	yzilidi	MHz	See Figure 9
DUTPUT CHARACTERISTICS				Wing Package	See Notes 1, 2
Logic High Range	-2.0	-(B) -V	+7.0	Volts	
Logic Low Range	-2.0		+7.0	Volts	APPLICATIONS
Amplitude [V _H -V _I]	0.1		+9.0	Volts	Automatic Tast Equipment
Accuracy					See Figure 1
Initial Offset	-50		+50	mV	Board Test Systems
Gain Error	-4.5	-2.5	-0.5	% of Set Level	See Note 3
Linearity Error					
0 V to +5.5 V	-0.5		+0.5	% of Set Level	TANKS THE RESERVE AND ADDRESS OF THE PARTY O
-2 V to +7 V	-1.0		110	0/ of Cat I avail	PRODUCT DESCRIPTION
Output Voltage TC	3 0	0.5		mV/°C	See Figures 7 & 8
Current Drive	Land .	0.5		ems. By continue	and the same of th
Static	30			mA	speed monolithic process with a unique
Dynamic	100			A	See Note 4
Current Limit	100		85 AS AL Y	mA.	ing optimum packaging dominica and
Output Impedance	48.5	50.0	51.5	ohms	See Note 5
	40.3	50.0	31.3	Ollins	See Note 3
DYNAMIC PERFORMANCE Driver Mode				Vm 601 mair seol	See Note 6
Delay Time	0.8				TOTAL STREET STATE OF THE PROPERTY OF THE STREET WAS A ST
Prop Delay TC	The maiog log			ns	See Figure 2
Prop Delay IC				ps/°C	See Figure 4
	vpically requiring			real pigol larigib as	allows for real-time stingulation of the
Edge-to-Edge			6.0	ps bedstive	See Figure 5
Rise & Fall Times		race gol		oally removing the	See Figure 10
1 V Swing VIII sigol and to dibi		0.9		ns	Measurement 20%–80%
3 V Swing a guiden guiden		2.7	3.0	ns A- (2)	Measurement 10%–90%
5 V Swing as modevaw a boa a		4.0	4.4	ns	Measurement 10%–90%
Large Signal Slew	0.8	1.1		V/ns	Measurement 20%-80% of 9 V Swin
Toggle Rate	100			IVIIIZ	ECL Output
Minimum PW, V _{OUT} = 2 V	21 is available in	5.0		ns la larga est	See Figure 12 bas sub salt demonds
THE CORPORE GREET LINE SHOULD BE TO SHOULD BE IN	$-(3\% \text{ V}_{\text{O}})-50$		$+(3\% V_{\Omega})+50$	mV qui laimons	See Figure 3, Note 7
Overshoot & Preshoot				we for direct interfi	
Overshoot & Preshoot				PERMIT SECTION TO SM	See Figure 3, Note 7
Overshoot & Preshoot Settling Time to ±1% V _O			15	ns	See Figure 3, Note 7

	IN CONE	AD	1321KZ		AGRAMS	CONNECTION D
Parameter MORTOMES	Min		Тур	Max	Units	Comments
DYNAMIC PERFORMANCE	GND	1	m les de	N THE STREET		
Inhibit Mode	N/C -	2			015	See Figure 2
Delay Time	Vour				O'l Reserved	See Note 9
Drive-to-Inhibit	1.1744			1.7	ns	
Inhibit-to-Drive	1.6	8		2.2	ns	
Edge-to-Edge Matching	-250		±100	+250	ps	Francis A
Overshoot & Preshoot	JV.		40	80	mV	See Figure 3
Output Capacitance	D/N		8	10	pF	805 01 10N) 9
Output Charge Going	GLI				Of Leaves	
into Inhibit Mode	HV G		15		pC	See Figure 13
Leakage Current	0				- Lune	entransa and the second
in Inhibit Mode	HER	61				
-2 V to +5 V	HM		50	200	nA	
+5 V to +7 V	"V.			1.0	μA	
POWER SUPPLIES	eV+	81			- promp	great lay
-V _S to +V _S Range	top or dealer		15.2	15.4	Volts	
Supply Range					Territoria (See Note 10
Positive Supply	+8.0		+10.0	+12.0	Volts	
Negative Supply	-7.2		-5.2	-3.2	Volts	
Current					Served persons	
Positive Supply	42		60	78	mA	
Negative Supply	-78		-60	-42 (E8.0) \$50.0	mA	
$+PSRR V_{OH} = +7 V$	0.5			0.5	%/%V _{OUT}	$+V = \pm 2.5\%$
$-PSRR V_{OL} = -2 V$	0.5			0.5	%/%V _{OUT}	$-V = \pm 2.5\%$

NOTES

¹The output voltage range is specified for -2 V to +7 V for typical power supply values of -5.2 V and +10.0 V but can be offset for different values of V_{OUT} such as 0 V to +9 V as long as the required headroom of 3 V is maintained between both V_H and +V_S and V_I and -V_S.

²V_H can be set to be as much as 4 volts below V_L without any harm to the driver with the restriction that neither level can go below -2 V with the typical

power supply setting. In this condition the rise and fall times will approximately double.

³The gain error of the driver is always in the negative direction with respect to the voltage set level.

⁴Transient output current can easily exceed the AD1321's steady-state current limit who are driving capacitive loads. The transient output current capability can be increased by connecting 0.039 μF capacitors between Pin 5 and ground and Pin 6 and ground. This will prevent the driver from current limiting by providing the "edge" current necessary when driving capacitive loads. These capacitors will not affect the driver's dc current limit.

⁵Driver output resistance is trimmed and guaranteed for a 3 V swing into a 50 ohm cable.

⁶Delay times are measured from the crossing of differential ECL outputs at the inputs to the driver to the 50% point of an ±400 mV driver output.

Due to uncontrolled inductances in the test socket, overshoot, preshoot and settling time cannot be 100% tested. These characteristics are guaranteed based on characterization data.

⁸Delay matching vs. PW is defined as the amount of change in propagation, with respect to the leading edge, due to change in pulsewidth of the input signal. The AD1321 is characterized over the pulsewidth range of 5 ns to 100 ns.

Substitute and the substitute and the substitute and the substitute of the substitu

¹⁰A supply range of 15.2 V must be maintained to guarantee a 9 V output swing.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*


Power Supply Voltage
+V _S to GND+13 V
-V _S to GND
Difference from +V _S to -V _S
Inputs
Difference from D to \overline{D}
Difference from INH to INH
D, \overline{D} , INH, \overline{INH} + V_S -12 V, $-V_S$ +11.5 V
V_H to V_L
$V_{H}, V_{L} \dots + V_{S} - 13.0 V, -V_{S} + 13.2 V$
Driver Output
Voltage $+V_S - 13.0 \text{ V}, -V_S + 13.2 \text{ V}$
Short Circuit to GND Indefinite

Operating Temperature Range 0 to $+70^{\circ}$ C Storage Temperature Range -65° C to $+125^{\circ}$ C Lead Temperature Range (Soldering 20 sec) † $+300^{\circ}$ C

NOTE

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

[†]To ensure lead coplanarity (±0.002 inches) and solderability, handling with bare hands should be avoided and the device should be stored in an environment at 24°C, ±5°C (75°F, ±10°F) with relative humidity not to exceed 65%.



ORDERING GUIDE


Model	Temperature Range	Package Option*
AD1321KZ	0 to +70°C	16-Lead Gull Wing (Z-16A)

^{*}For outline information see Package Information section.

Operating Temperature Range 0 to +70%

OFFSET ERROR

The offset error for logic high is determined by holding the output of the driver at logic high, and applying zero volts to the logic high reference input. The driver output value represents the offset "high" error. The same approach is used to identify offset "low" error



GAIN ERROR

Defined as the ratio of the driver's output voltage to its logic set level voltage and is expressed in terms of percent of set level. The gain error is typically seen as 2.5% and is always in the negative direction with respect to the logic set level

$$V_{HIGH\ GAIN}\ (\%) = \frac{V_{OUT}-V_H-V_{HIGH\ OFFSET}}{V_H} \times 100$$



 $V_{H} = 5.0 V + V_{HIGH OFFSET}$

 $\frac{D}{\overline{D}} = HIGH$ = LOW

INH = LOW

INH = HIGH.

LINEARITY ERROR

The deviation of the transfer function from a reference line. For the AD1321, the linearity error is calculated by subtracting the worst case gain error from the best case gain error (for the specified range) and divide the result by two. This method guarantees that the maximum linearity error for any set level within the specified range will be within the specified limits



$$V_{HIGH\ LINEARITY}$$
 (%) = $\frac{V_{HIGH\ GAIN}\ (max) - V_{HIGH\ GAIN}\ (min)}{2} \times 100$

DELAY TIME

The amount of time it takes the input signal to propagate through the driver and be converted to the desired logic levels. The measurement technique is defined in the notes and is shown in Figure 2.

EDGE-TO-EDGE MATCHING


Edge-to-edge matching is the difference, in time, between the delay time of the rising edge and the falling edge.

MINIMUM PULSEWIDTH

Defined as the smallest pulse applied to the input of the driver which can maintain an output signal amplitude of 2 V. The minimum pulsewidth is measured at the 50% points of the waveform.

OVERSHOOT AND PRESHOOT

The amount by which the driver's output voltage exceeds the desired set voltage. Preshoot is similar to overshoot but is the amount by which the driver's output goes below the initial voltage when driving to the new set level (or inhibit mode). See Figure 3.



WHERE VOUT = VSET ± | OFFSET ERROR | - GAIN ERROR ± LINEARITY ERROR

Figure 1. Definition of Terms




Figure 2. Timing Diagram for Driver and Inhibit Propagation Delay




Figure 3. Definition of Waveform Aberrations

6

AD1321—Typical Performance Characteristics




Figure 4. Driver Propagation Delay vs. Temperature




Figure 5. Propagation Delay Edge Matching vs. Temperature




Figure 6. Propagation Delay vs. Input Signal Pulsewidth




Figure 7. Change in V_{HIGH} over Temperature




Figure 8. Change in V_{LOW} over Temperature




Figure 9. $V_{\rm HIGH}$, $V_{\rm LOW}$ Input Bandwidth




Figure 10. 10 ns Output Pulse at 1 V, 3 V and 5 V




Figure 11. $V_{OUT} = 9 \ V$ as Seen at the End of a 50 ns, 50 Ω Cable




Figure 12. Minimum (Data) Pulsewidth as Defined by V_{OUT} = 2 V, 50% Crossing \leq 5 ns




Figure 13. Charge into Inhibit Test Setup




Figure 14. AD1321 Test Setup

FUNCTIONAL DESCRIPTION

The AD1321 is a complete high speed pin driver designed for use in general purpose instrumentation and digital functional test equipment. The purpose of a pin driver is to accept digital, analog and timing information from a system source and combine these to drive the device to be tested.




Figure 15. AD1321 Block Diagram

The circuit configuration for the AD1321 is outlined in Figure 15. Simply stated, a pin driver performs the function of a precise, high speed level translator with an output which can be disabled. The AD1321 accepts differential digital information utilizing a high speed differential design on the D and INH inputs providing precise timing at logic crossover and high noise immunity. The wide input voltage range allows for ECL operation with power supplies at 0 to -5.2 V, +2 V to -3.2 V or +5 V to 0 V. Where timing is less critical, TTL or CMOS logic levels may be used to toggle the AD1321. By biasing the D and INH inputs to approximately +1.3 V for TTL and 1/2 V_{CC} for CMOS, the D and INH inputs can be directly driven from these single-ended output sources. The output of the pin driver will follow the logic state of the D input providing the INH input is low. When inhibit is asserted, the output is disconnected and any activity on the input does not affect the output.

Analog information is provided to the pin driver through the $V_{\rm H}$ and $V_{\rm L}$ terminals as reference voltages. These analog voltages are buffered internally using unity gain followers. The resulting gain and linearity errors are provided in the specification table. System timing requirements are achieved through a specified 1.2 ns, ± 400 ps driver propagation delay, 1.0 V/ns slew rate, defined preshoot and overshoot, and a dynamically trimmed 50 Ω output impedance.

LAYOUT CONSIDERATIONS

While it is generally considered good engineering practice to capacitively decouple the power supplies of an active device, it is absolutely essential for a high power, high speed device such as the AD1321. The engineer merely has to consider the current pulse demand from the power supply when a dynamic current change of -100 mA to +100 mA is required in only a few nanoseconds. Therefore, a 470 pF high frequency decoupling capacitor must be located within 0.25 inches of the +V_S and -V_S terminals to a low impedance ground. A 0.1 µF capacitor in parallel with a 10 µF tantalum capacitor should also be situated between the power supplies and ground however, the proximity to the device is less critical assuming low impedance power supply distribution techniques are employed. Circuit performance will be similarly enhanced and noise minimized by locating a 470 pF capacitor as close as possible to V_H, V_I and connected to ground. Bypass considerations have been summarized in Figure 16.




Figure 16. Basic Circuit Decoupling

An equally important consideration is the use of microwave stripline techniques on the output of the AD1321. Failure to preserve the 50 Ω output impedance of the pin driver will result in unwanted reflections, ringing and general corruption of the wave shape. Care should be exercised when selecting etch widths and routing, wire and cable to the device to be tested, and in choosing relays if they are required.

THERMAL CONSIDERATIONS

The AD1321 is provided in a 0.450" \times 0.450", 16-lead (bottom brazed) gull wing, surface mount package with a typical junction-to-case thermal resistance of 5.6°C/W. Thermal resistance θ_{CA} (case to ambient) vs. air flow for the AD1321 in this package is shown in Figure 17. The improvement in thermal resistance vs. air flow begins to flatten out just above 400 lfm^(1,2).

NOTES

1lfm is air flow in Linear Feet/Minute.

²For convection cooled systems, the minimum recommended airflow is 400 lfm.





Figure 17. Case-to-Ambient Thermal Resistance vs. Air Flow







Figure 18. High Speed Digital Test System Block Diagram

APPLICATIONS

The AD1321 has been optimized to function as a pin driver in an ATE test system. Shown in Figure 18 is a block diagram illustrating the electronics behind a single pin of a high speed digital functional test system with the ability to test I/O pins on logic devices. The AD1321 pin driver, AD1317 high speed dual

comparator, AD1315 active load, and the AD664 quad 12-bit voltage DAC would comprise the pin electronic portion of the test system. Such a system could operate at 100 MHz in a data mode or 50 MHz in the I/O mode, yet fit into a neat trim package.




"HALF-MOON" CONNECTORS CAN BE CONNECTED OR DISCONNECTED AS REQUIRED ... ◀▶
DECOUPLING CAPS ARE NOT SHOWN ON THIS SCHEMATIC, BUT THE BOARD USES 0.1µF AND
470pF CAPS TO DECOUPLE THE Vcc, VEE, VLOW AND VHIGH SUPPLIES.

SMA CONNECTORS ■
PROBE JACKS)
BNC CONNECTORS €

Figure 19. AD1321EB Evaluation Board Schematic

6-42 ATE COMPONENTS REV. A





PULSE GENERATORS (2)

CONNECTORS ON AD1321 EVALUATION BOARD:

- 1. DC POWER SUPPLIES: FEMALE BANANA JACKS 2. PULSE GENERATORS: FEMALE BNC CONNECTORS
- 3. OSCILLOSCOPE: FEMALE PROBE SOCKET (TEKTRONIX p/n: 131-0258-00)

Figure 20. AD1321 Evaluation Board Connections

AD1321 EVALUATION BOARD

Introduction

The AD1321EB evaluation board was developed to aid the customer in quickly evaluating the performance of the AD1321. Included is complete documentation of the evaluation board along with suggestions on equipment to use and measurement limitations.

Overview

The AD1321 is a high speed pin driver used in automatic test equipment.

The device has true differential inputs for both the drive and inhibit which can be driven from either TTL or ECL logic levels (ECL is recommended). Standard ECL design and layout techniques should be used.

The device runs from dual power supplies +10 V and -5.2 V. It is very important that these power supplies are decoupled properly at the device pin. (High frequency oscillations will couple through to the device output.)

The reference input pins are dc inputs; therefore they also should be decoupled properly. The reference input range is

The output slew rate is 1 V/ns for large signals and has a rep rate for an ECL level of 100 MHz minimum.


The Drive and Inhibit inputs should be driven with standard ECL levels. If the full performance of the AD1321 needs to be evaluated, the generator must be able to supply an ECL level at frequencies greater than 200 MHz. Motorola's MC10216 is used on the evaluation board to simulate the actual application. V_{BB} is used on the MC10216 as the logic reference and the outputs have 330 ohm pulldowns to VEE.

Five power supplies are required: DUT_V_{CC}, DUT_V_{EE}, $V_{\rm HIGH}$, $V_{\rm LOW}$ and ECL_ $V_{\rm EE}$. DUT $V_{\rm CC}$ requires +10 V at 100 mA minimum; DUT $V_{\rm EE}$ requires -5.2 V at 100 mA minimum; ECL_ $V_{\rm EE}$ requires -5.2 V at 150 mA minimum. $V_{\rm HIGH}$ and V_{LOW} require -2 V to +7 V at 5 mA (each).

The output performance of the pin driver can only be measured properly with a scope which has the proper bandwidth for the required application. The input impedance and the bandwidth of the scope probe should be taken into consideration when evaluating the performance of the device. The resultant bandwidth of the system is the RMS value of the components in the system.

The characterizations performed by Analog Devices were performed using the following equipment: Tektronix 11402 mainframe (1 GHz BW), P6203 FET probe (1 GHz, 1.2 pF, 1 M ohm) and 11A71 plug-in (1 GHz BW, 50 ohm).

The Hewlett-Packard 54120 and 54110 were also evaluated with 500 ohm, 1.2 pF passive probes and the Data Precision 6100 with their model 640 FET probe (50 kΩ, 4 pF). When measuring the performance of waveforms close to or exceeding the bandwidth of a scope, it is not uncommon for the results between scopes to be different because of aberrations and slew



6-44 ATE COMPONENTS



Ultrahigh Speed Pin Driver with Inhibit Mode

AD1324

FEATURES

200 MHz Driver Operation
Driver Inhibit Function
200 ps Edge Matching
Guaranteed Industry Specifications
50 Ω Output Impedance

2 V/ns Slew Rate

Variable Output Voltages for ECL, TTL and CMOS High Speed Differential Inputs for Maximum Flexibility Hermetically Sealed Small Gull Wing Package

APPLICATIONS

Automatic Test Equipment
Semiconductor Test Systems
Board Test Systems
Instrumentation & Characterization Equipment


PRODUCT DESCRIPTION

The AD1324 is a complete high speed pin driver designed for use in digital or mixed signal test systems. By combining a high speed monolithic process with a unique surface mount package, this product attains superb electrical performance while preserving optimum packaging densities and long term reliability in an ultrasmall 16-lead, hermetically sealed gull wing package.

Featuring unity gain programmable output levels of -2~V to +7~V with output swing capability of less than 100~mV to 9~V, the AD1324 is designed to stimulate ECL, TTL and CMOS logic families. The 200~MHz (2.5~ms pulsewidth) data rate capacity, and matched output impedance allows for real-time stimulation of these digital logic families. To test I/O devices, the pin driver can be switched into a high impedance state (inhibit mode) electrically removing the driver from the path, through the inhibit mode feature. The pin driver leakage current in inhibit is typically 50~nA, and output charge transfer entering inhibit is typically less than 15~pC.

The AD1324 transition from HI/LO or to inhibit is controlled through the data and inhibit inputs. The input circuitry is implemented utilizing high speed differential inputs with a common-mode range of 3 volts. This allows for direct interface

FUNCTIONAL BLOCK DIAGRAM



to the precision of differential ECL timing or the simplicity of stimulating the pin driver from a single ended TTL or CMOS logic source. The analog logic HI/LO inputs are equally easy to interface. Typically requiring 15 μ A of bias current, the AD1324 can be directly coupled to the output of a digital-to-analog converter.

The AD1324 is available in a 16-lead, hermetically sealed gull wing package and is specified to operate over the ambient commercial temperature range from 0° C to $+70^{\circ}$ C.

AD1324 — SPECIFICATIONS (All measurements made in free air at $+25^{\circ}$ C. Output load 10 k Ω /6 pF with $+V_s = +10$ V, $-V_s = -5.2$ V unless otherwise specified)

5 30 4 5 5 5 4 5 5		1324KZ			A STATE OF THE PERSON AND ADDRESS.
Parameter	Min	Тур	Max	Units	Comments
DIFFERENTIAL INPUT					
CHARACTERISTICS					
D to \overline{D} , INH to \overline{INH}					
Input Voltage, Any Input	-3.0		+5.5	Volts	
Differential Input Range	0.4	ECL	3.0	Volts	
Bias Current	-1350	+200	+500	μΑ	EATURES
	1330	1 200	1 500	par	C TOTAL CO TENTO SHALLOO
REFERENCE INPUTS	2.5			X7 1.	See Note 1
V_{HIGH} Range (V_H)	-2.5 BDANDA9		+7.5	Volts	00 ps Edge Matching
V_{LOW} Range (V_L)	-2.5		+7.5	Volts	Suaranteed Industry Specific
Bias Currents	-40	±15	40	lane a	omination viscous in a constitution
Bias Current Change	(80) 177	2	10	μΑ	See Note 2
OUTPUT CHARACTERISTICS	1 grand	9777	none.		See Notes 1, 3
Logic High Range	-1.6		+7.0	Volts	seguno y numu ougans y
Logic Low Range	-2.0		+6.6	Volts	ligh Speed Differential Input
Amplitude [V _H -V _L]	0.4		+9.0		lennetically Sealed Small Gr
A	3 7			1 0110	
Initial Offset	-200		+200	mV	PPLICATIONS
Gain Error	-3.0	-1.0	0.0	% of V _{SET}	sutometic Test Equipment
	5.0	1.0	0.0	70 OI V SET	See Note 4
Linearity Error	(0.20/ 1.10)		(0.20/ + 10)	0/ of \$7	SCC IVOIC 4
-1.0 V to +5.6 V	-(0.2% + 10)		(0.2% + 10)	% of V _{SET} + mV	L L
-1.0 V to +6.0 V	-(0.2% + 10)		(0.2% + 10)	% of V _{SET} + mV	H
−2.0 V to −1.0 V	-(0.2% + 40)		(0.2% + 40)	% of $V_{SET} + mV$	V_L, V_H
+6.0 V to +7.0 V	-(0.2% + 40)		(0.2% + 40)	% of $V_{SET} + mV$	V_{H}
+5.6 V to +7.0 V	-(0.2% + 40)		(0.2% + 40)	$\%$ of $V_{SET} + mV$	DUCT DESCRIPTION JV
Output Voltage Drift	Les /	0.5		mV/°C	AD1324 is a complete high spi
Current Drive	1			stems. By combining	in digital or mixed signal test so
Static	30			mA	d monolithic process with a un
Dynamic	100			mA	See Note 5
Current Limit	35		85	I III A	Output to GND
Output Resistance	48.5	50.0	51.5 mm m	Ω	See Note 6
Leakage Current in Inhibit Mode			.3	ad gull wing packar	small 16-lead, hermetically sea
i=1 V to +6 V) to griming JOH lei	cision of diffiten	+0.25	si+1 of V	μA stevel sugmo	$T_1 = 95^{\circ}C \pm 5^{\circ}C$; See Note 7
2-2 V to +7 V belong atomic a grow	-10 h nig sait s			μA of made asside	$T_1 = 95^{\circ}C \pm 5^{\circ}C$; See Note 7
DYNAMIC PERFORMANCE	ce. The analog is			Dian JTT , JOH :	See Note 8
Driver Mode	Typically require			pulsewidth) data r	s (amilies, The 200 MHz (2.5 m
Delay Time to suggest of being				ns of avoils some	See Note 9 badalam bua gala
Prop Delay TC		1.0	250	ps/°C	ulation of these digital logic far
Delay Time Matching Edge-to-Edge	O skielelieve zi ACE	50	250	ps nebermi ngid s	oin driver can be switched into
Rise & Fall Times	Discover of Lone score	lana mini	parin,	the driver from the	See Note 10
1 v Swillg	0.4	0.6	0.8	he pin dayer leans	Measurement 20%–80%
2 V Swing	1.0		1.4	ns	Measurement 10%–90%
3 V Swing	1.4	1.7	2.0	ns	Measurement 10%–90%
5 V Swing	2.3	2.6	2.9	ns Ja Cl 1	Measurement 10%–90%
9 V Swing		5.5	6.5 bellom	nsei sididni or 10 (Measurement 10%-90%
Toggle Rate	200			MHz mont sell	ECL Output
Large Signal Slew Rate		1.5		V/ns and landerson	emented unlixing high speed d
Minimum Pulsewidth, $V_{OUT} = 2 \text{ V}$		2.0		ns, the tot awalls at	See Figure 11
Overshoot & Preshoot				TOTALLA MOLEWOLLS &	an takent longual shom-gom
1 V to 7 V	$-(3\% \text{ V}_{\odot}) -50$		$+(3\%V_{O}) +50$	mV	% of VOUT Swing; See Note 1
Settling Time	(370 + 0) 30		1 (370 + 0) 130	111 4	70 of Vour Swing, See Note 1
			15		See Note 11
1 V to 7 V, $\pm (1\% \times V_O)$		100	15	ns	
Delay Time vs. PW		100		ps	See Note 12
DYNAMIC PERFORMANCE					
Inhibit Mode Delay Time					See Note 13
Drive-to-Inhibit	1.0	1.3	1.6	ns	
Inhibit-to-Drive	1.4	1.9	2.4	ns	
Delay Time Matching					
Edge-to-Edge	0	100	400	ne	1 V Swing
Overshoot & Preshoot	0	100		ps mV	1 v Swing
		25	300	mV	
Output Change Coing		3.5	5	pF	
Output Charge Going into Inhibit Mode		5		pC	

Parameter	Min	AD1324KZ Typ	ONNECTION mensions sle xaM	Units	Comments
POWER SUPPLIES -V _S to +V _S Range	STED LANDING PADS LOC	15.2	15.6	Volts	
Supply Range	100	L. 100	. 11.0	N-les	See Note 14
Positive Supply Negative Supply	+8.0 -7.2	+10.0 -5.2	+11.0 -4.2	Volts Volts	H E
Current Positive Supply	42	82	100		escrda :
Positive Supply Negative Supply	-100	-82	-42	mA mA	6 Chief To Soules
PSRR		5	20	mV/V	$+V_{S}, -V_{S} = \pm 2.5\%$

NOTES

The output voltage range is specified for -2 V to +7 V for typical power supply values of -5.2 V and +10.0 V but can be offset for different values of V_{OUT} such as -1 V to +8 V or -4 V to +5 V as long as the required headroom of 3 V is maintained between both V_H and +V_S and V_L and -V_S.

²V_H and V_T inputs have internal buffers which reduce the input bias current requirements. These buffers also reduce the amount of bias current change when the output switches logic levels.

 $^3\mathrm{V_H}$ must remain at least 400 mV more positive than $\mathrm{V_L}$ for specified performance. $\mathrm{V_H}$ may be as much as 5 V more negative than $\mathrm{V_L}$, with degraded performance.

 $^4\text{Linearity}$ testing is performed in 1 V increments over the following ranges: V_L Linearity: V_H fixed at +7.0 V, $V_L = -2.0$ V to +6.6 V; V_H Linearity: V_L fixed at -2.0 V, $V_H = -1.6$ V to +7.0 V.

Linearity error includes the error due to interaction for a minimum amplitude of 400 mV. Interaction error testing is performed with V_H = -0.6 V, V_L = -1.0 V and with $V_H = +6.0 \text{ V}$, $V_L = +5.6 \text{ V}$.

Transient output current can easily exceed the AD1324's steady-state current limit when driving capacitive loads. The transient output current capability can be increased by connecting 0.039 µF capacitors between Pin 5 and +V_S and between Pin 6 and -V_S. This will prevent the driver from current limiting by providing the "edge" current necessary when driving capacitive loads. These capacitors will not affect the driver's dc current limit.

⁶Driver output impedance is 50 Ω for a 3 V p-p signal into a 50 Ω load.

While in inhibit mode, the output voltage must not go more than 6 V above VHIGH or 6 V below VLOW.

*The driver output has 2 ns length of 50 Ω coaxial cable attached with a 10 kΩ/6 pF probe, 1 GHz bandwidth or equivalent at the far end.

Delay times are measured from the crossing of differential ECL levels at the input to the 50% point of an 800 mV driver output with V_H and V_I set at ±400 mV, respectively.

10 Rise and fall time performance guaranteed over the output range of +Vs -4 V to -Vs +4.2 V except for 9 V swing, which is measured over the output range of $+V_{c} - 3V$ to $-V_{c} + 3.2V$.

¹¹Due to uncontrolled inductances in the test socket, overshoot, preshoot and settling time cannot be 100% tested. These characteristics are guaranteed by characterization data

12 Delay matching vs. PW is defined as the amount of change in propagation delay, with respect to the leading edge, due to change in pulsewidth of the input signal. The specification applies over the pulsewidth range of 2.5 ns to 100 ns.

13 Inhibit mode delay times are measured from the crossing of differential (ECL) INH inputs to a 200 mV crossing at the pin driver's output connected to 2 ns length of 50 Ω coaxial cable. The cable is terminated to ground through a 50 Ω resistor. The measurement is made at the 50 Ω resistor to GND with a 10 kΩ/6 pF scope probe.

¹⁴A supply range of 15.2 V must be maintained to guarantee a 9 V output swing.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

Power Supply Voltage	
+V _S to GND	+13 V
$-V_s$ to GND	8.2 V
Difference from $+V_S$ to $-V_S$	
Inputs	
Difference from D to \overline{D}	4.75 V
Difference from INH to INH	4.75 V
$D, \overline{D}, INH, \overline{INH} \dots + V$	$V_{\rm S} - 13 {\rm V}, -{\rm V}_{\rm S} + 11.5 {\rm V}$
V_H to V_L	1 V, +9 V
$V_H, V_L \dots + V_S$	$-13.2 \text{ V}, -\text{V}_{\text{S}} + 13.2 \text{ V}$
Driver Output	
Voltage + V _S	$-$ 13.2 V, $-V_S + 13.2 V$
Short Circuit to GND	Indefinite
Operating Temperature Range	0°C to +70°C
Storage Temperature Range	65°C to +125°C
Lead Temperature Range (Soldering 20) sec) [†] +300°C


*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device


[†]To ensure lead coplanarity (±0.002 inches) and solderability handling with bare hands should be avoided and the device should be stored in an environment at 24°C, ±5°C (75°F, ±10°F) with relative humidity not to exceed

ORDERING GUIDE

Model	Temperature Range	Description	Package Option*
AD1324KZ	0 to +70°C	16-Lead Gull Wing	Z-16A

^{*}For outline information see Package Information section.






PIN DESCRIPTION

Pin No.	Symbol	Function
bsol Princepto	GND	Circuit Ground
Mw 2 TT V	N/C	No Connection
series the Erice	Vout	Driver Output
4		No Connection
5	ID 1 CI+ 4d 9/1	Positive Decouple
00% as to mio	C_{I-}	Negative Decouple
7 7ml ignore	VEVLV- OF VE	Voltage Logic Low
8	GND	Internal Ground*
0	LID	Lid Connection*
10	VH VH	Voltage Logic High
nla 11 o Vm 005	\overline{D} qui \overline{D}	Driver Input
12	T. to Dest 1 to de a t	Driver Input
13	ĪNH	Inhibit Input
14	INH	Inhibit Input
15	$-V_S$	Negative Supply
16	voda +Vs	Positive Supply

bossibility seeds sweds and blood saddo was to se *It is recommended to connect Pins 8 and 9 to Circuit Ground.

ORDERING GUIDE

| Temperature | Package | Package | Package | Package | Option* |



GAIN ERROR

Defined as the ratio of the driver's output voltage to its logic set level voltage and is expressed in terms of percent of set level. The gain error is typically seen as 1.0% and is always in the negative direction with respect to the logic set level.

$$V_{HIGH\ GAIN}\ (\%) = \frac{V_{OUT} - V_H - V_{HIGH\ OFFSET}}{V_H} \times 100$$
 where:
$$V_H = 5.0\ V + V_{HIGH\ OFFSET}$$
 D = HIGH D = LOW
$$INH = LOW$$

$$INH = HIGH$$

LINEARITY ERROR

The deviation of the transfer function from a reference line. For the AD1324, the linearity error is calculated by subtracting the worst case gain error from the best case gain error (for the specified range) and dividing the result by two. This method guarantees that the maximum linearity error for any set level within the specified range will be within the specified limits.

$$V_{HIGH\ LINEARITY}\ (\%) = \frac{V_{HIGH\ GAIN}\ (max) - V_{HIGH\ GAIN}\ (min)}{2} \ imes\ 100$$

DELAY TIME

The amount of time it takes the input signal to propagate through the driver and be converted to the desired logic levels. The measurement technique is defined in the notes and is shown in Figure 2.

EDGE-TO-EDGE MATCHING


Edge-to-edge matching is the difference, in time, between the delay time of the rising edge and the falling edge.

MINIMUM PULSEWIDTH

Defined as the smallest pulse applied to the input of the driver which can maintain an output signal amplitude of 2 V. The minimum pulsewidth is measured at the 50% point of the waveform.

OVERSHOOT AND PRESHOOT

The amount by which the driver's output voltage exceeds the desired set voltage. Preshoot is similar to overshoot but is the amount by which the driver's output goes above or below the initial voltage when driving to the new set level (or inhibit mode). See Figure 3.



WHERE VOUT = VSET # OFFSET ERROR - GAIN ERROR + LINEARITY ERROR

Figure 1. Definition of Terms





Figure 2. Timing Diagram for Driver and Inhibit Propagation Delay



*LIMITS ARE ±300mV FOR INHIBIT MODE OVERSHOOT AND PRESHOOT

Figure 3. Definition of Waveform Aberrations

6

AD1324—Typical Performance




Figure 4. Driver Propagation Delay vs. Temperature




Figure 5. Propagation Delay Edge Matching vs. Temperature




Figure 6. Propagation Delay vs. Input Signal Pulsewidth




Figure 7. Change in V_{HIGH} over Temperature





Figure 8. Change in V_{LOW} over Figure 9. 10 ns Output Pulse at Temperature



I V, 3 V and 5 V




Figure 10. V_{OUT} = 9 V as Seen at the End of a 50 ns, 50 Ω Cable




Figure 11. Minimum (Data) Pulsewidth as Defined by $V_{OUT} = 2 V$, 50% Crossing ≤ 2 ns




Figure 12. Charge into Inhibit Test Setup CHERRY CHA TOOMERTYO




Figure 13. AD1324 Test Setup

FUNCTIONAL DESCRIPTION

The AD1324 is a complete high speed pin driver designed for use in general purpose instrumentation and digital functional test equipment. The purpose of a pin driver is to accept digital, analog and timing information from a system source and combine these to drive the device to be tested.




Figure 14. AD1324 Block Diagram

The circuit configuration for the AD1324 is outlined in Figure 14. Simply stated, a pin driver performs the function of a precise, high speed level translator with an output which can be disabled. The AD1324 accepts differential digital information utilizing a high speed differential design on the D and INH inputs providing precise timing at logic crossover and high noise immunity. The wide input voltage range allows for ECL operation with power supplies at 0 to -5.2 V, +2 V to -3.2 V or +5 V to 0 V. Where timing is less critical TTL or CMOS logic levels may be used to toggle the AD1324. By biasing the D and INH inputs to approximately +1.3 V for TTL and 1/2 V_{CC} for CMOS, the D and INH inputs can be directly driven from these single-ended output sources. The output of the pin driver will follow the logic state of the D input providing the INH input is low. When inhibit is asserted the output is disconnected and any activity on the input does not affect the output.

Analog information is provided to the pin driver through the $V_{\rm H}$ and $V_{\rm L}$ terminals as reference voltages. These analog voltages are buffered internally using unity gain followers. The resulting gain and linearity errors are provided in the specification table. System timing requirements are achieved through a specified 1.2 ns, ± 300 ps driver propagation delay, defined preshoot and overshoot, and a dynamically trimmed 50 Ω output impedance.

While it is generally considered good engineering practice to capacitively decouple the power supplies of an active device, it is absolutely essential for a high power, high speed device such as the AD1324. The engineer merely has to consider the current pulse demand from the power supply when a dynamic current change of -100 mA to +100 mA is required in only a few nanoseconds. Therefore, a 470 pF high frequency decoupling capacitor must be located within 0.25 inches of the +V_S and -V_S terminals to a low impedance ground. A 0.1 µF capacitor in parallel with a 10 µF tantalum capacitor should also be situated between the power supplies and ground. However, the proximity to the device is less critical assuming low impedance power supply distribution techniques are employed. Circuit performance will be similarly enhanced and noise minimized by locating a 470 pF capacitor as close as possible to VH, VL and connected to ground. Bypass considerations have been summarized in Figure 15.




Figure 15. Basic Circuit Decoupling

An equally important consideration is the use of microwave stripline techniques on the output of the AD1324. Failure to preserve the 50 Ω output impedance of the pin driver will result in unwanted reflections, ringing and general corruption of the wave shape. Care should be exercised when selecting etch widths and routing, wire and cable to the device to be tested, and in choosing relays if they are required.

THERMAL CONSIDERATIONS

The AD1324 is provided in a 0.450" \times 0.450", 16 lead (bottom brazed) gull wing, surface mount package with a typical junction-to-case thermal resistance of 17.5°C/W. Thermal resistance $\theta_{\rm CA}$ (case to ambient) vs. air flow for the AD1324 in this package is shown in Figure 16. The improvement in thermal resistance vs. air flow begins to flatten out just above 400 lfm^(1, 2),

NOTES

1lfm is air flow in Linear Feet/Minute.

²For convection cooled systems, the minimum recommended airflow is 400 lfm.






Figure 16. Case-to-Ambient Thermal Resistance vs. Air Flow



an ATE test system. Shown in Figure 18 is a block diagram illustrating the electronics behind a single pin of a high speed digital functional test system with the ability to test I/O pins on logic devices. The AD1324 pin driver, AD1317 high speed

12-bit voltage DAC would comprise the pin electronic portion of the test system. Such a system could operate at 200 MHz in a data mode or 100 MHz in the I/O mode, yet fit into a neat trim package.



REV. 0

AD1324

AD1324 EVALUATION BOARD

Introduction

The AD1324EB evaluation board was developed to aid in quickly evaluating the performance of the AD1324. Included is complete documentation of the evaluation board along with suggestions on equipment to use and measurement limitations.

Overview

The AD1324 is a high speed pin driver used in automatic test equipment

The device has true differential inputs for both the drive and inhibit which can be driven from either TTL or ECL logic levels (ECL is recommended). Standard ECL design and layout techniques should be used.

The device runs from dual power supplies +10 V and -5.2 V. It is very important that these power supplies are decoupled properly at the device pin. (High frequency oscillations will couple through to the device output.)

The reference input pins are dc inputs; therefore they also should be decoupled properly. The reference input range is -2 V to +7 V.

The output slew rate is 2 V/ns for large signals and has a repetition rate for an ECL level of 200 MHz minimum.

The AD1324 pin driver, AD1317 high Stell adT

The Drive and Inhibit inputs should be driven with standard ECL levels. If the full performance of the AD1324 needs to be evaluated, the generator must be able to supply an ECL level at frequencies greater than 200 MHz. Motorola's MC10216 is used on the evaluation board to simulate the actual application. $V_{\rm BB}$ is used on the MC10216 as the logic reference and the outputs have 330 ohm pulldowns to $V_{\rm EE}$.

Five power supplies are required: DUT_ $V_{\rm CC}$, DUT_ $V_{\rm EE}$, $V_{\rm HIGH}$, $V_{\rm LOW}$ and ECL_ $V_{\rm EE}$. DUT_ $V_{\rm CC}$ requires +10 V at 100 mA minimum; DUT_ $V_{\rm EE}$ requires -5.2 V at 100 mA minimum; ECL_ $V_{\rm EE}$ requires -5.2 V at 150 mA minimum. $V_{\rm HIGH}$ and $V_{\rm LOW}$ require -2 V to +7 V at 5 mA (each).




Figure 18. AD1324EB Evaluation Board Schematic

The output performance of the pin driver can only be measured properly with a scope which has the proper bandwidth for the required application. The input impedance and the bandwidth of the scope probe should be taken into consideration when evaluating the performance of the device. The resultant bandwidth of the system is the rms value of the components in the system.

The characterizations performed by Analog Devices were performed using the following equipment: Tektronix 11402 mainframe (1 GHz BW), P6203 probe (1 GHz, 2 pF, 10 k Ω), and 11A71 plug-in (1 GHz BW, 50 Ω).

The Hewlett-Packard 54120 and 54110 were also evaluated with 500 Ω , 1.2 pF passive probes and the Data Precision 6100 with their model 640 FET probe (50 k Ω , 4 pF). When measuring the performance of waveforms close to or exceeding the bandwidth of a scope, it is not uncommon for the results between scopes to be different because of aberrations and slew rates.





Figure 19. AD1324EB Evaluation Board Connections

The curput performance of the pin driver can only be measured properly with a scope which has the proper bandwidth for the required application. The input impedance and the bandwidth of the scope probe should be taken into consideration when eviduating the performance of the device. The resultant bandwidth of the system is the rms value of the components in the

The characterizations performed by Analog Devices were performed using the following equipment: Textronix 11402 mainframe (1 GHz BW), P6203 probe (1 GHz, 2 pF, 10 kft), and 11A71 plug-in (1 GHz BW, 50 ft).

The Hewlett-Packard 54126 and 54110 were also evaluated with 0.000 $\Omega_{\rm c}$ 1.2 pF passive probes and the Dara Precision 6100 with their model 640 FET probe (56 k $\Omega_{\rm c}$ 4 pF). When measuring the performance of waveforms close to or exceeding the bandwidth of a scope, it is not uncommon for the results between scopes to different because of aborrations and slew rates.



6-56 ATE COMPONENTS



FEATURES

10ps Delay Resolution 2.5ns to 10µs Full-Scale Range **Fully Differential Inputs** Separate Trigger and Reset Inputs Low Power Dissipation - 310mW MIL-STD-883 Compliant Versions Available

APPLICATIONS

ATE

Pulse Deskewing Arbitrary Waveform Generators High-Stability Timing Source Multiple Phase Clock Generators

GENERAL DESCRIPTION


The AD9500 is a digitally programmable delay generator, which provides programmed delays, selected through an 8-bit digital code, in resolutions as small as 10ps. The AD9500 is constructed in a high-performance bipolar process, designed to provide high-speed operation for both digital and analog circuits.

The AD9500 employs differential TRIGGER and RESET inputs which are designed primarily for ECL signal levels but function with analog and TTL input levels. An on-board ECL reference midpoint allows both of the inputs to be driven by either single ended or differential ECL circuits. The AD9500 output is a complementary ECL stage, which also provides a parallel QR output circuit to facilitate reset timing implementations.


The digital control data is passed to the AD9500 through a transparent latch controlled by the LATCH ENABLE signal. In the transparent mode, the internal DAC of the AD9500 will attempt to follow changes at the inputs. The LATCH ENABLE is otherwise used to strobe the digital data into the AD9500 latches.


The AD9500 is available as an industrial temperature range device, -25°C to +85°C, and as an extended temperature range device, -55°C to +125°C. Both grades are packaged in a 24-pin ceramic "Skinny" DIP (0.3" package width), as well as 28-pin surface mount packages. The AD9500 is available in versions compliant with MIL-STD-883. Refer to the Analog Devices Military Products Databook or current AD9500/883B data sheet for detailed specifications.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATIONS





Positive Supply Voltage (+V _S) +7V	Offset Adjust Current (Sinking) 4mA
Negative Supply Voltage (-V _S)	Operating Temperature Range
ECL COMMON to Ground Differential2.0V to +5.0V	AD9500BP/BQ25°C to +85°C
Digital Input Voltage Range3.5V to +5.0V	AD9500TE/TQ55°C to +125°C
Trigger/Reset Input Voltage Range ± 5.0V	Storage Temperature Range65°C to +150°C
Trigger/Reset Differential Voltage	Junction Temperature + 175°C
Minimum R _{SET}	Lead Soldering Temperature (10sec) + 300°C
Digital Output Current (Q and \overline{Q}) 30mA	2.5ns to 10as Pull-Scale Range
Digital Output Current (QR)	Fully Differential Inputs

ELECTRICAL CHARACTERISTICS (Supply Voltages $+V_s = +5.0V$, $-V_s = -5.2V$; $C_{EXT} = 0pF$; $R_{SET} = 500\Omega$, unless otherwise noted)

SAG JANGSTER 6 30	Test	3811 ADD		-25°C to - AD9500Bl			55°C to +		Pulse D
Parameter	Level	Temp	Min	Тур	Max	Min	Тур	Max	Units
RESOLUTION		>	8	4 19 45		8	ook Gen	e Phase Ci	Bits
ACCURACY ³	80 %			TABLE					
Differential Linearity	I	+25°C			0.5			0.5	LSB
Integral Linearity	I	+25°C			1.0			1.0	LSB
Monotonicity BAGETARGOTTANOOM	I	+25°C		Guarante	eed		Guarante	eed	ENGRAI
DIGITAL INPUT			do	dw ,noses	delay gene	nummable	ally prog	rigib s si 00	te AD95
Logic "1" Voltage	VI	Full							
Logic "0" Voltage	VI	Full	bed		0.8	10gs. The		0.8	V
Logic "1" Current	VI	Full			o 5 engin	tocess, de		5 1011	μΑ
Logic "0" Current	VI	Full			aria 5 plens	has latigi		1 05 1100	μΑ
Digital Input Capacitance	VI	+25°C	gte		5.5	DIET I		5.5	pF
Data Setup Time ⁴	V	+25°C	993	0.4	0.75	TOTAL	0.4	0.75	ns
Data Hold Time ⁵	V	+25°C	480	0.4	0.75	and the	0.4	0.75	ns
Latch Pulse Width (t _{LPW})	V	+25°C	3.0			3.0			ns
RESET/TRIGGER INPUTS ⁶	6V4-	MARKET STATE		e el meg	1D9500 out	off air	ICL circu	l leiterealli	i se bob
TRIGGER Input Voltage Range	IV	Full		-2.5;4	.5	ch also pr	-2.5;4	.5 00 000	V
RESET Input Voltage Range	IV	Full		-2.5; 2	.0	riening in	-2.5; 2	.0 st of the	V
Differential Switching Voltage	IV	Full	4.44	40	300	adv or he	40	300	mV
Input Bias Current	I	+25°C	1	40	50	Mary A S. works	40	50	μΑ
	VI	Full	2-8		75	TAKET INV		75	μΑ
Input Resistance	IV	+25°C	21	4		ALEXANDER OF	4		kΩ
Input Capacitance	IV	+25°C	5,355	6.5	7.25	A Legista	6.5	7.25	pF
Minimum Input Pulse Width						NO TRIBITO			diament.
t_{TPW}, t_{RPW}	V	+25°C		2.0		1	2.0		ns
DYNAMIC PERFORMANCE ⁷	(a least) to	111111111111	Auction	tors considered	mintequina monat baka	ofizio de as	Sure City	DE LOS CONTRACTOR	anica de
Maximum Trigger Rate	IV	+25°C	1783	60		to bush men al	60		MHz
Minimum Propagation Delay (tpD)8	I TORKER	+25°C	5.4	6.4	7.4	5.4	6.4	7.4	ns
Minimum Propagation Delay TC	V	Full		7.5		a anaport	7.5		ps/°C
Full-Scale Range TC9	V	Full		0.5		AL 09/2013	0.5		ps/°C
Delay Uncertainty (Jitter)	V	+25°C	78.0	10		A residence	10		ps
Reset Propagation Delay $(t_{RD})^{10}$	I	+25°C	5.4	6.4	7.4	5.4	6.4	7.4	ns
Reset-to-Trigger Holdoff (t _{THO}) ¹¹	IV	+25°C	0.2	0		0.2	0		ns
Trigger-to-Reset Holdoff (t _{RHO}) ¹²	IV	+25°C	2.0	1.5		2.0	1.5		ns
Minimum Output Pulse Width	V	+25°C	137	3.3			3.3		ns
Output Rise Time ⁷	I	+25°C			2.0		WE THE	2.0	ns
Output Fall Time ⁷	I	+25°C			2.0			2.0	ns
Delay Coefficient Settling Time $(t_{DAC})^{13}$	V	+25°C		29			29		ns
Linear Ramp Settling Time (t _{1 RS})	V	+25°C		22			22		ns

	MO	TAMES		25°C to +			55°C to +			
	Test			D9500BP	/BQ	A	D9500T	E/TQ		
Parameter	Level	Temp	Min	Тур	Max	Min	Тур	Max	Units	
SUPPORT FUNCTIONS ECL _{REF} ECL _{REF} Voltage Drift ¹⁴ Offset Adjust Range	V V	+25°C Full Full	-1.4	-1.3 1.1 -2	-1.2°C	-1.4	-1.3 1.1 -2	1-1.2°C/	V mV/°C mA	
DIGITAL OUTPUTS ⁷ Logic "1" Voltage Logic "0" Voltage	VI VI	Full Full	C-1.1	oded Chip C	n.I situpi ² I = 5 -1.5	-1.1	d) oimers'	Omstend = H -1.5	V	
POWER SUPPLY ¹⁵ Positive Supply Current (+5.0V)	INOU	+25°C	IONAL	24	28		24	28	mA	
Negative Supply Current (-5.2V)	VI	Full +25°C		37		DESCRI		30 MAI 42	mA mA	
Dy (MSB) is the most significant bit of	VI	Full	and to see	inputs un	44	One of di	4	44 (82	mA	
Nominal Power Dissipation Power Supply Rejection Ratio 16	V of the BCLs	+25°C	- yilunir						mW	
Full-Scale Range Sensitivity Minimum Propagation Delay	ded Edl, inp	+25°C	e) benegi	70	300	the RESE	70	300	ps/V	
Sensitivity	I	+25°C	otei zo ?	150	500	a muidand	150	500	ps/V	

MOTE

Absolute maximum ratings are limiting values, to be applied individually, and beyond which serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

²Typical thermal impedance

24-Pin Ceramic $\theta_{JA} = 56^{\circ}\text{C/W}; \theta_{JC} = 16^{\circ}\text{C/W}$

28-Pin PLCC (Plastic) $\theta_{JA} = 60^{\circ}\text{C/W}; \theta_{JC} = 22^{\circ}\text{C/W}$ 28-Pin Ceramic LCC $\theta_{JA} = 69^{\circ}\text{C/W}; \theta_{JC} = 25^{\circ}\text{C/W}$

 ${}^{3}R_{SET} = 10k\Omega$ (Full-scale delay = 100ns).

⁴The digital data inputs must remain stable for the specified time prior to the LATCH ENABLE signal.

⁵The digital data inputs must remain stable for the specified time after the LATCH ENABLE signal.

⁶The TRIGGER and RESET inputs are differential and must be driven relative to one another. Both of these inputs are ECL compatible, but can also be used with TTL logic families in a limited fashion.

⁷Outputs terminated through 50Ω resistors to -2.0V.

 8 Program Delay = 0.0ps (Digital Data = $00_{
m H}$). In Operation, any programmed delays are in addition to the Minimum Propagation Delay.

 9 Change in total delay through AD9500, exclusive of changes in minimum-propagation delay $t_{\rm PD}$. 10 Measured from the 50% transition point of the reset signal input, to the

50% transition point of the resetting output.

11 Minimum time from falling edge of RESET to triggering input, to insure a

valid output event.

12 Minimum time from triggering event to rising edge of RESET, to insure a

valid output event.

13 Measured from the LATCH ENABLE input to the point when the

¹³Measured from the LATCH ENABLE input to the point when th AD9500 becomes 8-bit accurate again, after a full-scale change in the programmed delay.

14 Standard 10K and 10KH ECL families operate with a 1.1mV/°C drift by design.

¹⁵Supply voltages should remain stable within ± 5% for normal operation.

 16 Measured at $\pm 5\%$ of $-V_S$ and $+V_S$.

Specifications subject to change without notice.

EXPLANATION OF TEST LEVELS

Test Level

- I 100% production tested.
- II 100% production tested at +25°C, and sample tested at specified temperatures.
- III Periodically sample tested.
- $\begin{tabular}{ll} IV & \begin{tabular}{ll} Parameter is guaranteed by design and characterization \\ testing. \end{tabular}$
- V Parameter is a typical value only.
- VI All devices are 100% production tested at + 25°C. 100% production tested at temperature extremes for extended temperature devices; sample tested at temperature extremes for commercial/industrial devices.

ORDERING INFORMATION


Model	Temperature Range	Description level	Package Options*
AD9500BP	-25°C to +85°C	28-Pin PLCC (Plastic), Industrial Temperature	P-28A
AD9500BQ	-25°C to +85°C	24-Pin "Skinny" DIP, Industrial Temperature	Q-28
AD9500TE	-55°C to +125°C	28-Pin LCC, Extended Temperature	E-28A
AD9500TQ	-55°C to +125°C	24-Pin "Skinny" DIP, Extended Temperature	Q-28

*E = Leadless Ceramic Chip Carrier; P = Plastic Leaded Chip Carrier; Q = Cerdip. For outline information see Package Information section.

FUNCTIONAL DESCRIPTION

PIN NAME Description D ₄ -D ₆ D ₇ (MSB) Description One of eight digital inputs used to set the programmed delay. One of eight digital inputs used to set the programmed delay. D ₇ (MSB) is the most significant the digital input used to set the programmed delay.	nt bit of
D ₇ (MSB) - One of eight digital inputs used to set the programmed delay. D ₇ (MSB) is the most significant	nt bit of
the digital input word.	
ECL _{REF} – ECL midpoint reference, nominally – 1.3V. Use of the ECL _{REF} , allows either of the TRIGGE the RESET inputs to be configured for single-ended ECL inputs.	ER or
OFFSET ADJUST The OFFSET ADJUST is used to adjust the minimum propagation delay (tpD), by pulling or pushing a small current out of or into the pin.	
C_S — C_S allows the full-scale range to be extended by using an external timing capacitor. The value C_{EXT} , connected between C_S and $+V_S$, may range from no external capacitance to $0.1\mu F +$ See R_S ($C_{INTERNAL} = 10pF$).	NOTES Absolute
+V _S - Positive supply terminal, nominally +5.0V.	
TRIGGER – Noninverted input of the edge-sensitive differential trigger input stage. The output at Q will be	lid mago
delayed by the programmed delay, after the triggering event. The programmed delay is set by digital input word. The TRIGGER input must be driven in conjunction with the TRIGGER is	the
TRIGGER – Inverted input of the edge-sensitive differential trigger input stage. The output at Q will be de by the programmed delay, after the triggering event. The programmed delay is set by the digi	ent of the Control of
input word. The TRIGGER input must be driven in conjunction with the TRIGGER input.	
RESET and program — Inverted input of the level-sensitive differential reset input stage. The output at Q will be rese	
after a signal is received at the reset inputs. In the "minimum configuration," the minimum of pulse width will be equal to the "reset propagation delay," t _{RD} . The RESET input must be disconjunction with the RESET input.	
RESET — Noninverted input of the level-sensitive differential reset input stage. The output at Q will be after a signal is received at the reset inputs. In the "minimum configuration," the minimum o pulse width will be equal to the "reset propagation delay," t _{RD} . The RESET input must be driven in conjunction with the RESET input.	
Q — One of two complementary ECL outputs. A "triggering" event at the inputs will produce a log HIGH on the Q output. A "resetting" event at the inputs will produce a logic LOW on the Q output	gic
Q One of two complementary ECL outputs. A "triggering" event at the inputs will produce a log LOW on the Q output. A "resetting" event at the inputs will produce a logic HIGH on the Q output.	gic
$\overline{Q_R}$ - $\overline{Q_R}$ output is parallel to the \overline{Q} output. The $\overline{Q_R}$ output is typically used to drive delaying circuit for extending output pulse widths. A "triggering" event at the inputs will produce a logic LOW on the $\overline{Q_R}$ output. A "resetting" event at the inputs will produce a logic HIGH on the $\overline{Q_R}$ output.	ts
ECL COMMON - The collector common for the ECL output stage. The collector common may be tied to +5.0V but normally it is tied to the circuit ground for standard ECL outputs.	V ,
-V _s - Negative supply terminal, nominally -5.2V.	
R_S — R_S is the reference current setting terminal. An external setting resistor, R_{SET} , connected betw R_S and $-V_S$ determines the internal reference current. See C_S (250 $\Omega \le R_{SET} \le 50 k\Omega$).	reen
GROUND - The ground return for the TTL and analog inputs.	
LATCH ENABLE - Transparent TTL latch control line. A logic HIGH on the LATCH ENABLE freezes the digit code at the logic inputs. A logic LOW on the LATCH ENABLE allows the internal current lebe continuously updated through the logic inputs D ₀ thru D ₇ .	
D ₀ (LSB) - One of eight digital inputs used to set the programmed delay. D ₀ (LSB) is the least significant	bit of
the digital input word. D ₃ -D ₁ - One of eight digital inputs used to set the programmed delay.	

6-60 ATE COMPONENTS REV. A



- DIGITAL DATA SETUP TIME

- DIGITAL DATA HOLD TIME

t_{LPW} - LATCH ENABLE PULSE WIDTH tDAC - INTERNAL DAC SETTLING TIME

t_{PD} - MINIMUM PROPAGATION DELAY

t_{RD} - RESET PROPAGATION DELAY

t_D - PROGRAMMED DELAY t_{TPW} - TRIGGER PULSE WIDTH


t_{RPW} - RESET PULSE WIDTH

t_{THO} - RESET-TO-TRIGGER HOLDOFF

t_{RHO} - TRIGGER-TO-RESET HOLDOFF


ACCURATE PULSE DELAY.





MECHANICAL INFORMATION

Die Dimensi	ioi	18												10	4	×	10	3	×	18	(r	na	x) 1	nils	5
Pad Dimensi	ioi	18																	4	×	4 (m	in)ı	nils	5
Metalization																					A	luı	min	um	i
Backing																							N	one	
Substrate Po	te	nt	ial	1																	٠			V	5
Passivation																					0	хy	nit	ride	
Die Attach																									
Bond Wire					1	.2	5	m	il,	, F	M	ın	niı	nu	ım	1;	U	ltı	as	801	nic	B	ond	ling	5
									0	r	1r	ni	1,	G	ol	d;	G	o	lď	B	all	B	ond	ling	5



MODET A SANCOPOLITY OF THE PARK A SPECIAL PROPERTY OF THE PARK

Backing
Substrate Potential
Pasivation
Die Aitach
Cold Equettia
Bond Wire
1.25 mil, Aluminum, Ultrasonic Bonding

r ind, (soid; cost par noming

The heart of the AD9500 is the linear ramp generator. A triggering event at the input of the AD9500 initiates the ramp cycle. As the ramp voltage falls, it will eventualy go below the threshold set up by the internal DAC (digital-to-analog converter). A comparator monitors both the linear ramp voltage and the DAC threshold level. The output of the comparator serves as the output for the AD9500, and the interval from the trigger until the output switches is the total delay time of the AD9500.


The total delay through the AD9500 is made up of two components. The first is the full-scale programmed delay, to (max), determined by RSET and CEXT. The second component of the total delay is the minimum propagation delay through the AD9500 (tpD). The full-scale delay is variable from 2.5ns to greater than 1ms. The internal DAC is capable of generating 256 separate programmed delays within the full-scale range (this gives 10ps increments for a 2.5ns full-scale setting).

The actual programmed delay is directly related to both the digital control data (digital data to the internal DAC) and the RC time constant established by R_{SET} and C_{EXT}. The specific relationship is as follows:

Total Delay = Minimum Propagation Delay +


Programmed Delay

= t_{PD} + (digital value/256) R_{SET} (C_{EXT} + 10pF)



Typical Programmed Delay Ranges

The internal DAC determines the programmed delay by way of the threshold level at its output. The LATCH ENABLE control for the on-board latch is active (latches) logic "HIGH". In the logic "LOW" state, the latch is transparent, and the internal DAC will attempt to follow changes at the digital data inputs. Both the LATCH ENABLE control and the data inputs are TTL compatible. The internal DAC may be updated at any time, but full timing accuracy may not be attained unless triggering events are held off until after the DAC settling time (tDAC).



PROGRAM DELAY (FULL SCALE)
MINIMUM PROPAGATION DELAY
PROGRAM DELAY
LINEAR RAMP SETTLING TIME RESET PROPAGATION DELAY

Internal Timing Diagram

On resetting, the ramp voltage held in the timing capacitor (C_{EXT} + 10pF) is discharged. The AD9500 discharges the bulk of the ramp voltage very quickly, but to maintain absolute accuracy, subsequent triggering events should be held off until after the linear ramp settling time (tree). Applications which employ high frequency triggering at a constant rate will not be affected by the slight settling errors since they will be constant for fixed reset-to-trigger cycles.

The RESET and TRIGGER inputs of the AD9500 are differential and must be driven relative to one another. Accordingly, the TRIGGER and RESET inputs are ideally suited for analog or complementary input signals. Single-ended ECL input signals can be accommodated by using the ECL midpoint reference (ECL_{REE}) to drive one side of the differential inputs.

The output of the AD9500 consists of both Q and \overline{Q} driver stages, as well as the $\overline{O}_{\rm p}$ output which is used primarily for extending the output pulse width. In the most direct reset configuration, either the Q or the \overline{Q} output is tied to the respective RESET input. This generates a delayed output pulse with a duration equal to the reset delay time (t_{RD}) of approximately 6ns. Note that the reset delay time (tpp) becomes extended for very small programmed delay settings. The duration of the output pulse can be extended by driving the reset inputs with the Op output through an RC network (see "Extended Output Pulse Width" application). Using the $\overline{Q_R}$ output to drive the reset circuit avoids loading the Q or Q outputs.

Values in the specification table are based on 5ns FSR test conditions. Nearly all dynamic specifications degrade for longer full-scales. For details of performance change, request the application note "Using Digitally Programmable Delay Generators."


AD9500

APPLICATIONS

The AD9500 is a very versatile device, but at the same time, it is not difficult to use. Essentially there are only a few basic configurations which can be extended into a number of applications. The TRIGGER and RESET inputs of the AD9500 can be treated as single ended, or as differential, which allows the AD9500 to operate with a wide range of signal sources. The output pulse from the AD9500 can be reset in one of two ways, either immediately by driving the RESET inputs with the output itself, or in a delayed mode.

MINIMUM CONFIGURATION


The minimum configuration uses only one of the TRIGGER inputs. The other is connected to the ECL reference midpoint, ECL_{REF}. This allows the AD9500 to be triggered with standard 10K or 10KH ECL signals. Once a triggering event occurs, the Q output will go into the logic HIGH state, and the \overline{Q} output will go into the logic LOW state after the programmed delay. The Q output is then used to drive the RESET input, causing the AD9500 to reset itself. The result is a delayed output pulse which is only as wide as the reset propagation delay (t_{RD}).



Single Input - Minimum Timing Configuration

EXTENDED OUTPUT PULSE WIDTHS


The extended pulse configuration is similar to the minimum configuration. The difference here is that the output pulse width has been extended. Operation is identical in terms of triggering the AD9500; the functional difference is in the resetting circuit. In this case the \overline{Q}_R output is used to drive the \overline{RESET} input through a resistor/capacitor charging network. The charging network will cause the signal at the \overline{RESET} input to fall more slowly, which will extend the output pulse width. An added benefit of the extended pulse width configurations is that both the Q and the \overline{Q} outputs are completely free for other uses. \overline{Q} has limited current drive; the minimum resistance for R_D should be $4k\Omega$



Extended Output Pulse Width Configuration

MULTICHANNEL DESKEWING


Perhaps the most appropriate use of the AD9500 is in multiple delay matching applications. Slight differences in impedance and cable length can create large timing skews within a high-speed system. Much of this skew can be eliminated by running each signal through an AD9500. With one line used as a standard, the programmed delays of the other AD9500s are adjusted to eliminate the timing skews. With the very fine timing adjustments possible from the AD9500 (as small as 10ps), nearly any high-speed system should be able to automatically adjust itself to extremely tight tolerances.



MEASURING UNKNOWN DELAYS

Two AD9500s can be combined to measure delays with a high degree of precision. One AD9500 is set with little or no programmed delay, and its output is used to drive the unknown delay circuit, which in turn drives the input of a "D" type flipflop. The second AD9500 is triggered along with the first, and its output provides a clocking signal for the flipflop. The programmed delay of the second AD9500 is then varied to detect the output edge from the unknown delay circuit.

Detecting the output edge is relatively straightforward. If the programmed delay through the second AD9500 is too long, the flipflop output will be at logic HIGH. If, on the other hand, the programmed delay through the second AD9500 is too short, the flipflop output will be at logic LOW. When the programmed delay is properly adjusted, the flipflop will likely bounce between logic HIGH and logic LOW. The digital code value used to create the second programmed delay is a direct indication of the delay through the unknown circuit. The most accurate results can only be attained by calibrating the system without the unknown delay circuit in place.




Measuring Unknown Delays

MEASURING HIGH-SPEED AC WAVEFORMS

The same circuitry used to measure unknown delays can be extended to measure the time response of high-speed ac waveforms. With the addition of a digital-to-analog converter and an analog comparator, the circuit functions very much like the previous application. The DAC sets a threshold level which drives one of the differential comparator inputs. The other comparator input is driven by the device under test (DUT). The output of the first AD9500 causes the DUT to produce an output. The second AD9500, which is also triggered along with the first AD9500, strobes the comparator latch enable.

If the DUT output is greater than the DAC threshold when the comparator is latched, the comparator output will be at logic HIGH. If the output is below the DAC threshold, the comparator will be at logic LOW. The programmed delay setting of the second AD9500 is adjusted to the point where the DUT output equals the DAC threshold. By varying the DAC threshold level and adjusting the second AD9500 programmed delay, a point by point reconstruction of the ac waveform can be created.




Measuring AC Waveforms

PROGRAMMABLE OSCILLATOR

Another interesting use of the AD9500 is in a digitally programmable oscillator. The highly accurate delays generated by the AD9500 can be exploited to create a ring oscillator with variable duty cycle. The delayed output of the first AD9500 is used to drive the TRIGGER input of the second AD9500. The output of the second AD9500. Together the two devices will alternately trigger each other creating two pulse chains on the outputs.

The total delay through both AD9500s combined, determines the period of the oscillation frequency. The duty cycle can be controlled by using the outputs to drive the SET and RESET inputs of a flipflop. The total delay through the first AD9500 will control the flipflop logic LOW output pulse width, and the second AD9500 will control the flipflop logic HIGH output pulse width.



Ring Oscillator


LAYOUT CONSIDERATIONS

The AD9500 is a precision timing device, and as such high-frequency design techniques must be employed to achieve the best performance. The use of a low impedance ground plane is particularly important. Ideally the ground plane should be on the component side of the layout and extend under the AD9500, to shield it from system timing signals. Sockets pose a special problem for a circuit like the AD9500 because of the additional inter-lead capacitance they create. If sockets must be used, pin sockets are generally preferred. Power supply decoupling is also critical to a high-speed design; a 0.1μ F ceramic capacitor and a 0.01μ F mica capacitor for both power supplies should be very effective. DAC threshold stability can be improved by decoupling the OFFSET ADJUST pin to +5.0V (note that this will lengthen the DAC settling time, t_{DAC}).

AD9500

DELAY OFFSET ADJUSTMENTS

As the full-scale delay is increased, a component of the minimum propagation delay also increases. This is caused by the additional time required by the ramp (now with a much "flatter" slope) to fall below the DAC threshold corresponding to the minimum propagation delay ($t_{\rm PD}$). One means of decreasing the minimum propagation delay (when the full-scale delay, set by $R_{\rm SET}$ and $C_{\rm EXT}$ is large) is to offset the internal DAC threshold toward the initial ramp levels, thus reducing the time for the internal ramp to cross the threshold once the AD9500 is triggered.




The Offset Adjust Pin Can Be Used to Match Several AD9500s

The DAC levels are offset toward the initial ramp level by injecting a small current into the offset adjust pin. Note, however, that the ramp start-up region is less linear than the later portions of the ramp, which is the primary reason for the built-in offset. If the minimum propagation delay is kept above 5ns (the linear portion of the ramp), no significant degradation in linearity should result. This concept can be extended to match the actual propagation delays of several AD9500s, by injecting or sinking a small current (<2mA) into or out of each of the OFFSET ADJUST pins.


GENERAL PERFORMANCE ENCHANCEMENTS

High-speed operation is generally more consistent if $C_{\rm EXT}$ is kept small (i.e., no external capacitor) to maintain small discharge time constants. Integral linearity, however, benefits from larger values of $C_{\rm EXT}$ by buffering small system spikes and surges. Another means of improving integral linearity is to draw a small current ($\approx 200 \mu A$) out of the OFFSET ADJUST pin with a 47k Ω pull-down resistor. This has the effect of moving the internal DAC reference levels into a relatively more linear region of the ramp. This technique is generally only useful for small full-scale delay configurations. Its use with larger full-scale delays will extend the minimum propagation delay ($t_{\rm PD}$). A pull-up resistor to +5.0V creates the opposite effect by reducing the minimum propagation delay ($t_{\rm PD}$) at the expense of increased reset propagation delay ($t_{\rm RD}$) and degraded linearity (see OFFSET matching circuit).

An external DAC can be used with the AD9500 for increased resolution and higher update rates. For the most part, a standard ECL DAC, operating between +5.0V and ground, should work with the AD9500. The output of the external DAC must be connected to the OFFSET ADJUST pin of the AD9500 with the internal DAC turned off (D_0 thru D_7 at logic LOW). For normal operation, the external DAC output should range from 0mA to -2mA (sinking).



Operation with External DAC




FEATURES

Single +5 V Supply TTL and CMOS Compatible, place-th/4) Ω DRSC = $_{TRS}$ 3 : TRSQ3 : V C4 = $_{2}$ V4. 10 ps Delay Resolution 2.5 ns to 10 µs Full-Scale Range Maximum Trigger Rate 50 MHz MIL-STD-883-Compliant Versions Available

APPLICATIONS Disk Drive Deskewing Data Communications Test Equipment Radar I & Q Matching

FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The AD9501 is a digitally programmable delay generator which provides programmed time delays of an input pulse. Operating from a single +5 V supply, the AD9501 is TTL- or CMOScompatible, and is capable of providing accurate timing adjustments with resolutions as low as 10 ps. Its accuracy and programmability make it ideal for use in data deskewing and pulse delay applications, as well as clock timing adjustments.

Full-scale delay range is set by the combination of an external resistor and capacitor, and can range from 2.5 ns to 10 µs for a single AD9501. An eight-bit digital word selects a time delay

within the full-scale range. When triggered by the rising edge of an input pulse, the output of the AD9501 will be delayed by an amount equal to the selected time delay (t_D) plus an inherent propagation delay (tpD).

The AD9501 is available for a commercial temperature range of 0°C to +70°C in a 20-pin plastic DIP, 20-pin ceramic DIP, and a 20-lead plastic leaded chip carrier (PLCC). Devices fully compliant to MIL-STD-883 are available in ceramic DIPs. Refer to the Analog Devices Military Products Databook or current AD9501/883B data sheet for detailed specifications.

$ \begin{array}{llllllllllllllllllllllllllllllllllll$	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$
Digital Output Current (Sinking) 50 mA	Lead Soldering Temperature (10 sec) +300°C

ELECTRICAL CHARACTERISTICS [+ $V_s = +5 \text{ V}$; $C_{EXT} = 0 \text{pen}$; $R_{SET} = 3090 \Omega$ (Full-scale range=100 ns); Pin 8 grounded; and device output connected to Pin 4 RESET input unless otherwise noted]

THETHER (C) CHINE HOLD SHEED FOR THE SHEED	RESTRICT	Test	0°C to +70°C AD9501JN/JP/JQ		-55°C to +125°C AD9501SQ		MesMi Mil-S		
Parameter	Temp	Level	Min	Тур	Max	Min	Тур	Max	Units
RESOLUTION		II	8			8	Suinke	hive Deak	Bits
ACCURACY	439(2)(4)(1)	- E HOURT						tmorronicae)	ran'i
Differential Nonlinearity	+25°C	I			0.5			0.5	LSB
Integral Nonlinearity	+25°C	I			1	111811			LSB
Monotonicity	+25°C	Legal		Guarante	ed		Guarantee	ed	
DIGITAL INPUTS			TO HER						
Latch Input "1" Voltage	Full	VI	2.0			2.3			V
Latch Input "0" Voltage	Full	VI			0.8			0.8	V
Logic "1" Voltage	Full	VI	2.0			2.0			V
Logic "0" Voltage	Full	VI			0.8	Mammers		0.8	V
Logic "1" Current	Full	VI			60	no la suo		60	μΑ
Logic "0" Current	Full	VI			3 7 2				μΑ
Digital Input Capacitance	+25°C	IV			5.5	estella la con		5.5	pF
Data Setup Time (t _S) ³	+25°C	The AlVSO		2.5		are Of an	2.5		ns
Data Hold Time (t _H) ⁴	+25°C	V of D		2.5		er ages and	2.5		ns
Latch Pulse Width (t ₁)	+25°C	20-les V		3.5		In one of the	3.5		ns
Reset/Trigger Pulse Width (t _R , t _T)	+25°C	V		2		ALAZIS GIS XI	2	mendile (ns
DYNAMIC PERFORMANCE	R data sheet	ERSVIDERCLA		o 10 as for a	ta namenu	ANT COURSE	mes has a	erlavena ka	e tateis
Maximum Trigger Rate ⁵	+25°C	IV	18	22	a scheets a	18	22		MHz
Minimum Propagation Delay (tpp) ⁶	+25°C	I		25	30	STAM SHAFE	25	30	ns
Propagation Delay Tempco ⁷	Full	V		25			25		ps/°C
Full-Scale Range Tempco	Full	V		36			36		ps/°C
Delay Uncertainty	+25°C	V		53		12.3	53		ps
Reset Propagation Delay (t _{RD}) ⁸	+25°C	I		14.5	17.5		14.5	17.5	ns
Reset-to-Trigger Holdoff (t _{THO}) ⁹	+25°C	v		4.5			4.5		ns
Trigger-to-Reset Holdoff (t _{RHO}) ¹⁰	+25°C	v		19			19		ns
Minimum Output Pulse Width ¹¹	+25°C	v		7.5			7.5		ns
Output Rise Time ¹²	+25°C	I		2.3	3.5		2.3	3.5	ns
Output Fall Time ¹²	+25°C	Î		1.0	2.0		1.0	2.0	ns
DAC Settling Time $(t_{LD})^{13}$	+25°C	v		30	2.0		30	2.0	ns
Linear Ramp Settling Time $(t_{LB})^{14}$	+25°C	v		20			20		ns
DIGITAL OUTPUT									
Logic "1" Voltage (Source 1 mA)	Full	VI	2.4			2.4			V
Logic "0" Voltage (Sink 4 mA)	Full	VI	2.1	0.24	0.4	2.7	0.24	0.5	v
POWER SUPPLY ¹⁵				0.21				0.5	-
Positive Supply Current (+5.0 V)	Full	VI		69.5	83		69.5	83	mA
				09.3			09.3		
Power Dissipation	Full	VI			415			415	mW
Power Supply Rejection Ratio 16	1 2500			0.7	2.0		0.7	2.0	79.7
Full-Scale Range Sensitivity	+25°C	I		0.7	2.0		0.7	2.0	ns/V
Minimum Prop Delay Sensitivity	+25°C	I		0.45	1.7		0.45	1.7	ns/V

6-68 ATE COMPONENTS

NOTES

Absolute maximum ratings are limiting values, to be applied individually, and beyond which the serviceability of the circuit may be impaired. Functional operability is not necessarily implied. Exposure to absolute maximum rating conditions for an extended period of time may affect device reliability.

²Typical thermal impedances: 20-lead plastic leaded chip carrier θ_{1A}=73°C/W; θ_{1C}=29°C/W. 20-pin ceramic DIP θ_{1A}=65°C/W; θ_{1C}=20°C/W.

20-pin plastic DIP θ_{JA} =65°C/W; θ_{JC} =26°C/W.

³Digital data inputs must remain stable for the specified time prior to the positive transition of the LATCH signal.

Digital data inputs must remain stable for the specified time after the positive transition of the LATCH signal.

⁵Programmed delay (t_D)=0 ns. Maximum self-resetting trigger rate is limited to 6.9 MHz with 100 ns programmed delay. If t_D=0 ns and external RESET signal is used, maximum trigger rate is 23 MHz.

⁶Programmed delay (t_D)=0 ns. In operation, any programmed delays are in addition to the minimum propagation delay (t_{PD}).

⁷Programmed delay (t_D)=0 ns. [Minimum propagation delay (t_{PD})]

8Measured from 50% transition point of the RESET signal input to the 50% transition point of the falling edge of the output.

⁹Minimum time from the falling edge of RESET to the triggering input to insure valid output pulse, using external RESET pulse.

10 Minimum time from triggering event to rising edge of RESET to insure valid output event, using external RESET pulse. Extends to 125 ns when programmed delay is 100 ns.

11When self-resetting with a full-scale programmed delay.

¹²Measured from +0.4 V to +2.4 V; source = 1 mA; sink = 4 mA.

13 Measured from the data input to the time when the AD9501 becomes 8-bit accurate, after a full-scale change in the program delay data word.

14Measured from the RESET input to the time when the AD9501 becomes 8-bit accurate, after a full-scale programmed delay.

¹⁵Supply voltage should remain stable within ±5% for normal operation.

 16 Measured at $+V_S = +5.0 \text{ V } \pm 5\%$; specification shown is for worst case.

Specifications subject to change without notice.

EXPLANATION OF TEST LEVELS

Test Level

TTLACAGO register content is transported in a Classic and a Classic and the content is transported.

II - 100% production tested at +25°C, and sample tested at specified temperatures.

III - Sample tested only.

IV - Parameter is guaranteed by design and characterization testing.

of rollowing larrothi To 2.8 by V 200 Parameter is a typical value only. The larrotte larrotted

VI – All devices are 100% production tested at +25°C.
100% production tested at temperature extremes for extended temperature devices; sample tested at temperature extremes for commercial/industrial devices.


ORDERING GUIDE

Device	Temperature	Description	Package Option*	
AD9501JN	0°C to +70°C	20-Pin Plastic DIP	N-20	
AD9501JP	0°C to +70°C	20-Lead PLCC	P-20A	
AD9501JQ	0°C to +70°C	20-Pin Ceramic DIP	Q-20	
AD9501SQ	-55°C to +125°C	20-Pin Ceramic DIP	Q-20	

*N = Plastic DIP; P = Plastic Leaded Chip Carrier; Q = Cerdip. For outline information see Package Information section.

6

DIE LAYOUT AND MECHANICAL INFORMATION




MECHANICAL INFORMATION

Die Dimensions
Pad Dimensions4 × 4 mils
Metalization
Backing None Substrate Potential Ground
Substrate Potential
Passivation
Die Attach
Bond Wire 1.25 mil, Aluminum; Ultrasonic Bonding
or 1 mil, Gold; Gold Ball Bonding

AD9501 PIN DESCRIPTIONS

Pin No.	Name	Function The Property of the P	
1	$+V_S$	Positive voltage supply; nominally +5 V.	
2	LATCH	TTL/CMOS register control line. Logic HIGH latches input data D_0 – D_7 . Register is transparent for logic LOW.	
3	TRIGGER	TTL/CMOS-compatible input. Rising edge triggers the internal ramp generator, and begins the delay cycle.	
4	RESET	TTL/CMOS-compatible input. Logic HIGH resets the ramp voltage and OUTPUT.	
5	DAC OUTPUT	Output voltage of the internal digital-to-analog converter.	
6	C_{EXT}	Optional external capacitor connected to $+V_s$; used with $R_{\rm SET}$ and 8.5 pF internal capacitor to determine full-scale delay range ($t_{\rm DFS}$).	
7	R _{SET}	External resistor to ground, used to determine full-scale delay range (t _{DFS}).	
8	OFFSET ADJUST	Normally connected to GROUND. Can be used to adjust minimum propagation delay (t_{PD}) ; see Theory of Operation text.	
9	GROUND	Circuit ground return.	
10	OUTPUT	TTL-compatible delayed output pulse.	
11	$+V_S$	Positive voltage supply; nominally +5 V.	
12–19	D ₀ -D ₇	TTL/CMOS-compatible inputs, used to set the programmed delay of the AD9501 delayed output D_0 is LSB and D_7 is MSB.	
20	GROUND	Circuit ground return.	



AD9501 Equivalent Circuits

6

THEORY OF OPERATION and TO GET NO SELECT A METERS

The AD9501 is a digitally programmable delay device. Its function is to provide a precise incremental delay between input and output, proportional to an 8-bit digital word applied to its delay control port. Incremental delay resolution is 10 ps at the minimum full-scale range of 2.5 ns. Digital delay data inputs, latch, trigger and reset are all TTL/CMOS-compatible. Output is TTL-compatible.

Refer to the block diagram of the AD9501.


Inside the unit, there are three main subcircuits: a linear ramp generator, an 8-bit digital-to-analog converter (DAC) and a voltage comparator. The rising edge of the input (TRIGGER) pulse initiates the delay cycle by triggering the ramp generator. The voltage comparator monitors the ramp voltage and switches the delayed output (Pin 10) HIGH when the ramp voltage crosses the threshold set by the DAC output voltage. The DAC threshold voltage is programmed by the user with digital inputs.

Figure 1, the AD9501 Internal Timing diagram, illustrates in detail how the delay is determined. Minimum Delay $(t_{\rm PD})$ is the sum of Trigger Circuit delay, Ramp Generator delay, and Comparator delay.

The Trigger Circuit delay and Comparator delay are fixed; Ramp Generator delay is a variable affected by the rate of change of the linear ramp and (to a lesser degree) the value of the offset voltage described below.

Maximum Delay is the sum of Minimum Delay $(t_{\rm PD})$ and Full-Scale Program Delay $(t_{\rm DFS}).$

Ramp Generator delay is the time required for the ramp to slew from its reset voltage to the most positive DAC reference voltage (00_H). The difference in these two voltages is nominally 18 mV (with OFFSET ADJUST open) or 34 mV (OFFSET ADJUST grounded).



EAT F. OST

Figure 1. AD9501 Internal Timing

could lead to false output pulses if there were no offset between the ramp reset voltage and the upper reference. Overshoot on the ramp could also lead to false outputs without the offset. Finally, the ramp is slightly nonlinear for a short interval when it is first started; the offset shifts the most positive DAC level below this nonlinear region and maintains ramp linearity for short programmed delay settings.

Pin 8 of the AD9501 is called OFFSET ADJUST (see block diagram) and allows the user to control the amount of offset separating the initial ramp voltage and the most positive DAC reference. This, in turn, causes the Ramp Generator delay to vary.

Figure 2 shows differences in timing which occur if OFFSET ADJUST Pin 8 is grounded or open. The variable Ramp Generator delay is the major component of the three components which comprise Minimum Delay (t_{PD}) and, therefore, is affected by the connection to Pin 8.

It is preferable to ground Pin 8 because the smaller offset that results from leaving it open increases the possibility of false output pulses. When grounding the pin, it should be grounded

possibility of false output pulses, as discussed above, is increased under these circumstances. Using resistance in series with Pin 8 is recommended only when matching minimum delays between two or more AD9501 devices; it is not recommended if using a single AD9501. Changing the resistance between Pin 8 and ground from zero to $10~\mathrm{k}\Omega$ varies the Ramp Generator Delay by approximately 35%.

The Full-Scale Delay Range $(t_{\rm DFS})$ can be calculated from the equation:

$$(t_{DFS}) = R_{SET} \times (C_{EXT} + 8.5 pF) \times 3.84$$

Whenever Full-Scale Delay Range is 326 ns or less, C_{EXT} should be left open. Additional capacitance and/or larger values of R_{SET} increase the Linear Ramp Settling Time, which reduces the maximum trigger rate. When delays longer than 326 ns are required, up to 500 pF can be connected from C_{EXT} to $+V_S$. R_{SET} should be selected in the range from 50 Ω to 10 k Ω . Graph 1 shows typical Full-Scale Delay Ranges for various values of R_{SET} and C_{EXT} .





Figure 2. AD9501 Minimum Delay (tpp) vs. Full-Scale Delay Range (tps)

ture. To preserve the unit's low drift performance, both $R_{\rm SET}$ and $C_{\rm EXT}$ should have low temperature coefficients. Resistors which are used should be 1% metal film types.

The programmed delay (tD) is set by the DAC inputs, D0-D7-



Graph 1. RC Values vs. Full-Scale Delay Range (t_{DFS})

grammed delay can be approximated by:

$$t_D = (DAC \ code/256) \times t_{DFS}$$


Total delay through the AD9501 for any given DAC code is been equal to:

$$t_{TOTAL} = t_D + t_{PD}$$
 two to must have a cobultai bas vibigat

As shown on the block diagram, TTL/CMOS latches are included to store the digital delay data. Data is latched when LATCH is HIGH. When LATCH is LOW, the latches are transparent, and the DAC will attempt to follow any changes on inputs D₀-D₇.

The System Timing Diagram, Figure 3, shows the timing relationship between the input data and the latch. The DAC settling time ($t_{\rm LD}$) is approximately 30 ns. After the digital (Programmed Delay) data is updated, a minimum 30 ns must elapse between the time LATCH goes high and the arrival of a TRIGGER pulse to assure rated pulse delay accuracy.

When RESET goes HIGH, the ramp timing capacitor ($C_{\rm EXT}$ + 8.5 pF) is discharged. The RESET input is level-sensitive, and overrides the TRIGGER input. Therefore, any trigger pulse which occurs when RESET is HIGH will not produce an output pulse. As shown on the system timing diagram, Figure 3, the next trigger pulse should not occur before the Linear Ramp Settling Time ($t_{\rm LRS}$) interval is completed to assure rated pulse delay accuracy.



NOTE: A TRIGGERING EVENT MAY OCCUR AT ANY TIME THE INTERNAL DAC (PROGRAMMED DELAY) IS BEING CHANGED. TRIGGERING EVENTS DURING THE INTERNAL DAC SETTLING TIME MAY NOT GENERATE AN ACCURATE PULSE DELAY.

T - TRIGGER PULSE WIDTH

LRS - LINEAR RAMP SETTLING TIME

RHO - TRIGGER-TO-RESET HOLD-OFF
THO - RESET-TO-TRIGGER HOLD-OFF
RESET PULSE WIDTH

- MINIMUM PROPAGATION DELAY
- RESET PROPAGATION DELAY
- PROGRAMMED DELAY

Figure 3. AD9501 System Timing

AD9501

For most applications, OUTPUT can be tied to RESET. This causes the output pulse to be narrow (equal to the Reset Propagation Delay $t_{\rm RD}$). Alternatively, an external pulse can be applied to RESET. To assure a valid output pulse, however, the delay between TRIGGER and RESET should be equal to or greater than the total delay of $t_{\rm PD}$ + $t_{\rm D}$ illustrated in the internal timing diagram Figure 1.

As shown in that figure, the capacitor voltage discharges very rapidly and includes a small amount of overshoot and ringing. Rated timing delay will not be realized unless subsequent trigger events are delayed until after the linear ramp settles to its reset voltage value.

The values for the various delay increments in the specification table are based on a Full-Scale Delay Range of 100 ns with OUTPUT tied to RESET (self-resetting operation).

When Full-Scale Delay Range is set for intervals shorter than 100 ns, the rate of change of the linear ramp is increased. This faster rate means the Maximum Trigger Rate shown in the specification table is increased because the Ramp Generator Delay and, consequently, Minimum Propagation Delay $t_{\rm PD}$ become smaller.

Linear Ramp Settling Time t_{LRS} also becomes shorter as Full-Scale Delay Range is decreased. Minimum Delays for various Full-Scale Delay Range values are shown in Figure 2.

APPLICATIONS

The AD9501 is useful in a wide variety of precision timing applications because of its ability to delay TTL/CMOS pulse edges by increments as small as 10 ps.

In Figure 4, the AD9501 typical circuit configuration, the delayed output is tied back to the RESET input. This will pro-




Figure 4. AD9501 Typical Circuit Configuration

duce a narrow output pulse whose leading edge is delayed by an amount proportional to the 8-bit digital word stored in the on-board latches. For the configuration shown, the output pulse width will be equal to the Reset Propagation Delay (t_{RD}). If wider pulses are required, a delay can be inserted between OUTPUT and RESET. If preferred, an external pulse can be used as a reset input to control the timing of the falling edge (and consequently, the width) of the delayed output.

Multiple Signal Path Deskewing

High speed electronic systems with parallel signal paths require that close delay matching be maintained. If delay mismatch (time skew) occurs, errors can occur during data transfer. For these situations, the matching of delays is generally accomplished by carefully matching lead lengths.




Figure 5. Multiple Signal Path Deskewing

This delay matching is often difficult when using high speed, high-pin-count testers because lead length and circuit impedance can change when the tester setup is changed for different types of devices. The skew which might result from these changes can be compensated by using AD9501 units as shown in Figure 5.

When deskewing multiple signal paths, a single stimulus pulse is applied to all inputs of the AD9501s which are used. The delay for each signal path is then measured by the tester's delay measurement circuit. Using a closed loop technique, all delays are equalized by changing the digital value held in the register of each AD9501. Once all delays have been matched to the desired tolerance, the calibration loop is opened; and the tester is ready to test the new type of device.

Digitally Programmable Oscillator

Two AD9501s can be configured as an astable oscillator, as shown in Figure 6.

triggered from a common clock signal. Their outputs go to the inputs of an RS flip-flop. A digital delay value is applied as an input to each with AD9501 #2 typically having a larger value than AD9501 #1.

As shown by the timing portion of the diagram, changing the delay value from one clock cycle to the next generates a pseudorandom pulse whose leading and trailing edge delays are controlled relative to Clock In. The dashed lines illustrate how the programmed delays of the AD9501 components control both the timing and width of the generator output.

The frequency (f) and pulse width (t_{pw}) of the pulse generator can be determined as follows:

$$f = f_{CLOCK\ IN}$$
 and:
$$t_{pw} = t_{TOT2} - t_{TOT1}$$




Figure 6. Digitally Programmable Oscillator

Delay through each side of the oscillator is determined by the programmed delay (t_D) of each AD9501 plus the minimum propagation delay (t_{PD}) of each. Increasing the digital value applied to either AD9501 decreases frequency, just as increasing RC decreases frequency in an analog ring oscillator.

Using a pair of AD9501 Delay Generators as shown allows the user great flexibility because both the frequency and the duty cycle of the oscillator are easily controlled.

Frequency of the oscillator output can be established with the equation:

$$f = 1/(2t_{PD} + t_{D1} + t_{D2})$$

when t_{D1} and t_{D2} are the programmed delays of AD9501 #1 and AD9502 #2, respectively.

Programmable Pulse Generator

In this application, shown in Figure 7, two AD9501 units are

with $T_{\rm TOT}$ being equal to each AD9501's minimum propagation delay ($t_{\rm PD}$) plus programmed delay ($t_{\rm D}$). If both AD9501s are set for the same full-scale delay range, their minimum propagation delays will be approximately the same, and the pulse width will be approximately equal to the difference in programmed delays.


Digital Delay Detector

An unknown digital delay can be measured by applying a repetitive clock to the circuit shown in Figure 8.

The pictured delay detector works in a manner similar to a successive approximation ADC; in this circuit, however, a D-type flip-flop replaces the ADC's voltage comparator.

To calibrate the circuit, short out the unknown delay and apply the clock input to both AD9501 units.

6






Figure 7. Programmable Pulse Delay Generator

AD9501 #1 should be programmed so its delay is greater than the zero-set programmed delay of AD9501 #2. To accomplish this, continue to apply clock pulses and increment the digital data into AD9501 #1 until the output of the successive approximation register (SAR) is 02H (00000010) or greater. At this point, the delay through AD9501 #1 is slightly longer than the delay through AD9501 #2, making it possible to use the SAR

output as the zero reference point for measuring the unknown delay when it is reinserted into the circuit.

This calibration procedure compensates for the setup time of the flip-flop, stray circuit delays and other nonideal characteristics which are an inherent part of any circuit.

Eight cycles of the clock input are required to determine the value of the unknown delay.




Figure 8. Digital Delay Detector

Analog Settling Time Measurement

This circuit, shown in Figure 9, functions in a manner similar to the digital delay detector; for this application, too, the clock must be repetitive. As in the delay detector, AD9501 #1 is used to cancel the propagation delay of AD9501 #2, propagation delay of the comparators, stray delays, etc. To accomplish this, use the calibration procedure described earlier for the digital delay generator.

The difference betwen the two circuits is in the detection method. The register of the digital delay is replaced by a window comparator for the analog settling measurement. Threshold voltages V1 and V2 are set for the desired tolerance around the final value of the DUT output signal. As shown in the lower portion of the diagram, the output of the detector is high when the analog output signal of the converter is within the limits set by V_1 and V_2 .

Therefore, the settling time can be measured by starting the delay of AD9501 #2 at its maximum setting and decrementing it until the window comparator goes low. The difference between the DAC codes applied to AD9501 #2 and AD9501 #1 is a measure of the settling time of the D/A converter being tested.




Figure 9. Analog Settling Time Measurement

Layout Considerations

Although the inputs and output of the AD9501 are digital, the delay is determined by analog circuits. This makes it critical to use high speed analog circuit layout techniques to achieve rated performance.

The ground plane should be on the component side of the board and extend under the AD9501 to shield it from digital switching

signals. Most socket assemblies add significant inter-lead capacitance, and should be avoided whenever possible. If sockets must be used, individual pin sockets such as AMP part number 6-330808-0 (closed knock-out end) or 6-330808-3 (open end) should be used.

Power supply decoupling is also critical for high speed design; a 0.1 μF capacitor should be connected as close as possible to each supply pin.

Analog Settling Time Measurement

This circuit, shown in Figure 9, functions in a manner similar to the digital delay detector; for this application, too, the clock numer be regeritive. As in the delay detector, AD9501 #1 is used to cancel the propagation delay of AD9501 #2, propagation delay of the comparators, stray delays, etc. To accomplish this, use the calibration procedure described earlier for the digital delay generator.

The difference between the two circuits is in the detection method. The register of the digital delay is replaced by a winlow compension for the analog sculing measurement.

Threshold voltages VI and V2 are set for the desired tolerance round the final value of the DUT output signal. As shown in he lower portion of the diagram, the output of the detector is high when the scaleg output signal of the convertor is within he firm set by V, and V.

Therefore, the senting time can be measured by starring the sales of AD9501 #2 at its mediatum setting and decremening tumil the window comparator goes low. The difference networn the DAC codes applied to AD9501 #2 and AD9501 #1 as a receiver of the setting rime of the D/A converter being exect.




Figure S. Analog Sattling Time Measurement

Layout Considerations

Although the inputs and output of the AD9501 are digital, the determined by analog circuits. This makes it critical to use high speed analog circuit layout techniques to achieve rated performance.

The ground plane should be on the component side of the board and extend under the ADP501 to shield it from digital switching

signais. Most sociter assemblies add significant inter-lead capacirance, and should be avaided whenever possible. If societs must be used, individual pin sockets such as AMP part number 6-330508-9 (closed knock-out end) or 6-330808-3 (open end) should be used.

Power supply decoupling is also critical for high speed design; 0.1 µF capecitor should be connected as close as possible to each sounds pin.

â



Digitally Programmable Pulse Edge Delay Vernier

AD9505

FEATURES 60 MHz Update Rate ±1.5 LSB Dynamic Nonlinearity

100 MHz Update Rate
±5 LSB Dynamic Nonlinearity
On-the-Fly Delay Update
8-Bit Resolution
2.5 ns to 25 ns Full-Scale Range

10 ps Incremental Delay On-Board Calibration DAC

APPLICATIONS

ATE Pattern Generator
Programmable Pulse Generator
Frequency-Agile Clock Generator
Precise Pulse Phase Delay
Variable Duty Cycle Clock
Laser Printers
High Speed PWM
Line-to-Line Deskew


GENERAL DESCRIPTION

The AD9505 is a high performance, digitally programmable timing vernier with "on-the-fly" update capability. The delay from the triggering edge to the output is proportional to the 8-bit delay data.

With the timing capacitor and CalDAC included on the die, external components are reduced and manual trim of full-scale range is not required. A single external resistor sets the nominal full scale, and fine tuning can be accomplished under processor control. Pulse edge placement can be controlled to 10 ps resolution when full scale is set to its minimum value of 2.5 ns.

The AD9505 is designed specifically for applications requiring dynamic delay update such as ATE pulse pattern generation and very high speed, pulse width modulation. A new delay value is latched into the DAC on the positive edge of each TRIGGER pulse. This permits generation of high speed, pseudo-random pulse patterns with edges controlled to very precise increments.

FUNCTIONAL BLOCK DIAGRAM



Logic input and output levels are compatible with ECL-10K. TRIGGER and OUTPUT signals are differential to assure maximum noise immunity and minimum jitter when interfacing to any ECL logic family. An ECL midpoint reference is included for single-ended input interface.

Only 650 mW is required from a single -5.2 V power supply. This makes it possible to package the AD9505 in plastic PLCC. As a result, dense PC board layout is made possible. The AD9505KP is rated for operation from 0°C to +70°C.

PRODUCT HIGHLIGHTS

- 1. On-the-Fly Delay Update
- 2. Low Power-650 mW
- 3. Single Power Supply
- 4. 10K ECL Compatible

AD9505-SPECIFICATIONS

ELECTRICAL CHARACTERISTICS ($V_{EE}=-5.2~V;~R_{SET}=62~\Omega;~FSR=4.1~ns;~R_L=100~\Omega~to~-2~V)$

relition fring offer sein	. 4	Test		New York Name	IN THE PROPERTY NAMED IN	
Parameter	Temp	Level	Min	Тур	Max	Units
RESOLUTION			8			Bits
ACCURACY ¹				The state of the s		The April 2
Differential Nonlinearity ²	+25°C	I		±0.5	±1 ean	LSB
Integral Nonlinearity ²	+25°C	I	The sales	±0.75	±1.75	LSB
Dynamic Integral Nonlinearity ³	+25°C	V		±1	M siminya 88	LSB
Dynamic Integral Nommeanty	Full	V		±2	tz Update Rete	LSB
Monotonicity	+25°C	I		Guaranteed	Dynamic Non	LSD
THE REAL PROPERTY AND ADDRESS OF THE PARTY AND	O DIST	*		Guaranteed	hot yeled yR-	on-the
DIGITAL INPUTS HOTARS NO 1		X 77	1.1		npituleau	8 118-8
Logic "1" Voltage	Full	VI	-1.1	ale Range	to 25 ns Full-Sc	an Vs
Logic Voltage	Full	VI		. Ys	ted total.5mon	at Vr
Logic "1" Input Current	Full	VI		DAG	25	μΑ
Logic "0" Input Current	Full	VI			25	μΑ
ECL Midpoint Reference	Full	VI	-1.38		-1.17	V
Input Capacitance	+25°C	V		3	ttern Generato	pF
TRIG EN Setup Time $(t_{SU})^4$	+25°C	V		1.5	mmable Pulse	ns
TRIG EN Hold Time (t _H) ⁵	+25°C	V		2.5	ncy-Agile Clock	ns
Data Setup Time $(t_{DSU})^6$	+25°C	V		1 yale	Putae Phase D	ns
Data Hold Time $(t_{DH})^6$	+25°C	V		3 Moot	a Duty Cycle C	ns
Minimum Trigger Pulse Width High	Full	v		2	rinters	ns
DIGITAL OUTPUT					Speed PWN	1984
Logic "1" Voltage	Full	IV	-1.0		veilled enLi-or	V
Logic "0" Voltage	Full	IV	1.0	500	-1.63	V
DYNAMIC PERFORMANCE ¹	bas rugai bis	del conid	aldemonassus	ormance, digitally	ALL ALMOONED U	ted AD9
Maximum Trigger Rate		I I		" update capabili		MHz
Minimum Propagation Delay (tpp)		1 200		attouche of the proportion		topairi ed
FSR = 4 ns		as I	4	opsodniki st mani	6	ns
FSR = 20 ns		V		7	0	
			ded on the die,	and CalDAC incla	ming capacions a	ns
Additional manages of the confidence in resolve ten tent have	Full	O V	trim of full-eas	duced and thannel	imponents are re-	ps/°C
Full-Scale Range TC	Full	V tout	or sets the name	igle external resist	siz A .beninper s	ps/°C
Delay Uncertainty where it moved broad 39 a	+25°C	A V	ed under propes	an be accordants	and fine tening o	ps
Output Rise Time	+25°C	IA V -ulo	led to 10 ps res	900	lise edge placem	ps
Output Fall Time	+25°C	V		000	full scale is set of	ps
Output Pulse Width	+25°C	I P	3.2	3.9	4.6	ns
POWER SUPPLY ⁷	On-the-Fly D	.l bas	generation	ns ATE realse par	lav undate sach	b olimanyic d
Negative Supply Current (-5.2 V)	Full	VI	new delay value	125	150	mA
Power Dissipation	Full	VI	test tout white	650	780	mW
Power Supply Rejection Ratio ⁸		100		io page deligit to not	O CANA SED C	Lich and
Full-Scale Range Sensitivity	+25°C	- I	, pseudo-randor	100	275	ps/V
Minimum Propagation Delay Sensitivity	+25°C	I -820	precise incremen	50	200	ps/V

6-80 ATE COMPONENTS

¹With full scale set at 4.1 ns and 60 MHz TRIGGER rate.

²Measured with delay data changing at a slow rate and trigger at 60 MHz (Best Fit).

³Measured with delay changing on each trigger at 60 MHz.

⁴TRIGGER ENABLE must remain stable for the specified time prior to the leading edge of TRIGGER.

⁵TRIGGER ENABLE must remain stable for the specified time after the leading edge of TRIGGER.

The DATA inputs must be stable for the specified times prior to and after the leading edge of TRIGGER. Supply voltage should remain stable within ±5% for normal operation.

 $^{^{8}}$ Measured at $\pm 5\%$ of V_{EE} .

Specifications subject to change without notice.

Digital Input Voltage Range	. GND to VEE
Trigger Input Voltage Range	. GND to VEE
Minimum R _{SET}	20 Ω
Digital Output Current (Sourcing)	30 mA
Operating Temperature Range	
AD9505KP	. 0°C to +70°C
Storage Temperature Range6	5°C to +150°C
Junction Temperature ²	+175°C
Vapor Phase Soldering (1 minute) ³	

¹Absolute maximum ratings are limiting values, to be applied individually, and beyond which serviceability may be impaired. Functional operability under any of these conditions is not necessarily implied.

²Typical thermal impedance:


³Prior to vapor phase soldering, plastic packages should receive a minimum of 8 hours bake-out at 110°C to assure that moisture trapped during shipping and storage is driven out.

ORDERING GUIDE

Model Temperature Range		Package Description	Package Option*	
AD9505KP	0°C to +70°C	Plastic PLCC	P-28A	


^{*}For outline information see Package Information section.


MECHANICAL INFORMATION




Die Dimensions 101 \times 97 \times 15 (\pm 2) mils
Pad Dimensions
Metalization Aluminum
Backing None
Substrate Potential
Passivation Oxynitride
Die Attach Epoxy or Gold Eutectic
Bond Diameter 1.25 mil, Aluminum; Ultrasonic Bonding
or 1 mil, Gold; Gold Ball Bonding

- I 100% production tested.
- II 100% production tested at +25°C, and sample tested at specified temperatures.
- III Periodically sample tested.
- IV Parameter is guaranteed by design and characterization
- V Parameter is a typical value only.
- VI All devices are 100% production tested at +25°C. 100% production tested at temperature extremes for extended temperature devices; sample tested at temperature extremes for commercial/industrial devices.







Equivalent Circuits


AD9505

PIN DESCRIPTIONS

PIN	NAME	FUNCTION
1	GND	Ground Return; Digital Current.
2	ECL REF	Logic Midpoint Reference.
3	V_{EE}	Negative Supply; -5.2 V, Digital.
4	D7	Delay Data Rit 7 (MSR)
5	D6	Delay Data Bit 6.
6	D5	Delay Data Bit 5.
7	D4	Delay Data Bit 4.
8	D3	Delay Data Bit 3.
9	D2	Delay Data Bit 2.
10	D1	Delay Data Bit 1.
11	D0	Delay Data Bit 0 (LSB).
12	GND	Ground Return; Digital Current.
13	N/C	No Connection: Do Not Use as a Tie Point.
14	CAL EN	Calibrate Enable; Cal Is Initiated When
		Logic "Zero" Applied.
15	VEE	Negative Supply; -5.2 V, Digital.
16	OUT	True Output Signal.
17	OUT	Complementary Output.
18	NC	No Connection; Do Not Use as a Tie Point.
19	GND	Ground Return; Digital Current.
20	NC	No Connection; Do Not Use as a Tie Point.
21	V_{EE}	Negative Supply; -5.2 V, Analog.
22	R _{SET}	Resistor to Set Nominal Full Scale.
23	GND	Ground Return; Analog Current.
24	GND	Ground Return; Analog Current.
25	TRIG EN	Trigger Enable; Enabled When Logic "Zero" Applied.
26	VEE	Negative Supply, -5.2 V, Digital.
27	TRIG	Trigger Input; Initiates Delay.
28	TRIG	Complementary Trigger Input.

PIN CONFIGURATION

28-Lead PLCC



The AD9505 comprises a ramp generator, DAC, and comparator. A TRIGGER signal initiates a linear ramp and latches data into the DAC. The comparator monitors the ramp signal versus the DAC reference level. When the ramp crosses the level set by the DAC, an OUTPUT signal of constant pulse width is generated.

The comparator also generates an internal signal which resets the ramp and returns the DAC latch to its transparent state. The DAC then switches and settles to the voltage corresponding to its next data word. It is then ready for the next triggering event.

TIMING CONSIDERATIONS

As shown in the timing diagram below, the leading edge of TRIGGER initiates a delay cycle whenever TRIGGER ENABLE is a logic zero. Minimum setup and hold times must be observed TRIGGER is enabled. For "on-the-fly" operation, the DATA setup time should be a

minimum of 5 ns. This is necessary to assure minimum settling time for the DAC. The DAC latches become transparent immediately following the previous delayed event. Figure 1 demonstrates typical nonlinearity versus update rate with new DATA for each TRIGGER (FSR = 4 ns).

Some applications for delay verniers do not require the delay value to change on a TRIGGER-by-TRIGGER basis. In cases where delay DATA changes relatively slowly, dynamic linearity will improve markedly. An octal holding register may be required since the AD9505 data inputs are latches rather than registers. Figure 2 shows nonlinearity versus TRIGGER rate with DATA update at 100 Hz (FSR = 4 ns).




Figure 1. Dynamic Nonlinearity vs. Update Rate




Figure 2. Nonlinearity vs. Trigger Rate




Figure 3. Timing Diagram

agation delay, and ramp/DAC settling time, it is not possible for the programmed delay to be as long as the full TRIGGER interval. The table below lists maximum full-scale ranges for various trigger rates to maintain rated linearity.

Trigger	Trigger	Maximum
Rate	Interval	FSR
60 MHz	16.7 ns	5 ns
50 MHz	20 ns	11 ns
25 MHz	40 ns	15 ns

Figure 4 illustrates dynamic nonlinearity versus full-scale range for 20 MHz, 60 MHz, and 100 MHz TRIGGER rates.




Figure 4. Dynamic Nonlinearity vs. FSR

The AD9505 outputs a constant width pulse whose leading edge is delayed with respect to the leading edge of TRIGGER. Total delay is the sum of a minimum delay and the programmed delay or:

$$t_{TOTAL} = t_{PD} + t_{PROG}$$

Minimum delay ($t_{\rm PD}$) consists of the fixed propagation delay of the input logic and the comparator plus a variable ramp delay. The ramp delay is due to an offset between the reset ramp level and the most positive DAC value. This offset is necessary to avoid false output signals when the ramp resets. The offset is constant, but the delay varies as a function of the slope of the ramp. Thus, this portion of $t_{\rm PD}$ will be proportional to the full-scale range.

Minimum delay can be calculated by the equation:

$$t_{PD} = 4.7 \ ns + (0.1 \times FSR)$$

Minimum delays for various full-scale delays are shown in Figure 5.



Figure 5. Minimum Delay

Full-scale programmable range is set by an external $R_{\rm SET}$ in combination with an internal capacitor with a nominal value of 14 pF. Full-scale range is found by the equation:

$$FSR = 4.7 \cdot R_{SET} \cdot C_{INT}$$

or R_{SET} is found by:

$$R_{SET} = FSR/(65.8 \cdot 10^{-12})$$

For best overall performance, the full-scale range for the AD9505 should be limited to the range from 2.5 ns to 25 ns. It should be noted that data sheet specifications are based on a full-scale range of 4.1 ns. Figure 6 shows the required value for R_{SET} for various nominal full-scale ranges.



Figure 6. Full Scale vs. R_{SFT}

Although operation at longer delay ranges is possible, certain characteristics may degrade to undesirable levels. The first characteristic to degrade will be FSR tempco. The reference circuit which regulates this tempco is effective over the $R_{\rm SET}$ range from 35 Ω to 350 Ω . Further imbalance in this circuit causes rapid degradation of tempco.

AD9505 is to provide repeatable delay with fine incremental resolution, jitter is undesirable. Typical jitter versus full-scale delay is illustrated below. Data for Figure 7 was taken with the AD9505 operating at low data update...




Figure 7. Jitter vs. FSR

The tolerance on the internal capacitor is approximately $\pm 20\%$. Thus, the full-scale range calculated by the above equations will have a like tolerance. Because many applications for timing verniers require better absolute range tolerance as well as tight matching between multiple devices, the AD9505 also includes an on-board CalDAC. This facilitates fine tuning the FSR under processor control.

APPLICATIONS INFORMATION Fine-Tuning FSR with the CalDAC

Data for the CalDAC is applied to the same 8-bit bus as delay DATA. When CAL Enable is low, data is loaded into the CalDAC; when it goes high, the data is latched. (It should be noted that this data is also loaded into the delay DATA latches. Therefore, a new delay value should be loaded prior to testing the new calibration value or returning to normal operation.)

Since the capacitor may vary by $\pm 20\%$, the CalDAC's range is proportional to FSR so it is always slightly more than $\pm 20\%$. Additionally, it is guaranteed monotonic by design so it will operate properly in a closed correction loop. The effective resolution of the calibration is $\pm 1/4$ LSB referred to the full-scale range.

 $R_{\rm SET}$ is selected per the equations under Timing Considerations. Starting with a midscale code in the CalDAC, its input should be increased to lengthen FSR and vice versa.

As long as CAL ENABLE is held high, the CalDAC will retain its calibration code until another calibration cycle is initiated. The user should note that the calibration code is lost when power is removed. The CalDAC latch may come up in any state. Therefore, a power-up cal should always be performed.

Layout Considerations

Although the AD9505 performs an essentially digital function, its incremental resolution and accuracy depend upon linear analog subcircuits. The internal comparator measures millivolt levels in order to resolve very small time increments. Therefore,

order to obtain rated performance.

Driving the device with a differential signal will enhance the repeatability of the timing accuracy. The complementary outputs should also be loaded equally to balance output digital switching currents.

Grounding and power supply decoupling should receive special attention. The ground plane should cover as much as possible of the component side or first interior layer of the board. Avoid signal runs on the component side of the board between the device and ground plane.

All ground pins should be connected directly to the ground plane. In systems with split grounds, all ground pins of the AD9505 should be connected to the Analog Ground. A single point connection from the ground plane of the AD9505 to digital ground is required for return currents for the digital interface.

All $V_{\rm EE}$ pins should be decoupled with 0.01 μF to 0.1 μF chip capacitors. Circuit connections from the capacitors to package pins and ground should be as short as possible to minimize inductance.

The analog $V_{\rm EE}$, Pin 21, should require no special treatment except on boards with considerable digital switching current. In those cases, a ferrite bead in series with the supply connection should provide satisfactory isolation. Otherwise, normal decoupling should be adequate.

In most cases, sockets should be avoided, even for prototyping. The contacts in sockets add capacitance and inductance which usually degrade dynamic performance of high performance ICs such as the AD9505. If socketing is necessary, and the user can tolerate small losses in performance, the best-known socket through our experience is the Methode 213-028-602 for the PLCC

An evaluation board is available. Its part number is AD9505PCB.

Additionally, the fitter (which is actually a measure of timing repeatability) increases rapidly. Since the purpose of the AD9505 is to provide repeatable delay with fine incremental resolution, fitter is undesirable. Typical fitter versus full-scale delay is illustrated below. Data for Figure 7 was taken with the AD9505 operating at low data update.




Figure 7. Jitter vs. FSR

The rolenance on the internal capacitor is approximately #20%. Thus, the full-scale range calculated by the above equations will have a like rolerance. Because many applications for timing veries: require better absolute range rolerance as well as right matching between multiple devices, the AD9505 also includes an on-board CaIDAC. This facilitates fine rating the FSR under encounted.

APPLICATIONS INTOHMATION

Fine-Tuning FSR with the Calibac

Data for the CalDAC is applied to the same 8-bit bus as delay DATA. When CAL Enable is low, data is leaded into the CalDAC; when it goes high, the data is larched. (It should be noted that this data is also loaded into the delay DATA larches. Therefore, a new delay value should be loaded prior to resting these salibation value or cettraing to normal operation.)

Since the capacitor may vary by ±20%, the ColDACs range is proportional to FSR so it is always slightly more than ±20%. Additionally, it is guaranteed monotonic by design so it will operate properly in a closed correction loop. The effective resolution of the calibration is ±1/4 LSB referred to the full-

kerr is selected per the equations under Traing Considerations, include with a midecule code in the CalDAC, its input should be increased to lengthen PSR and vice verse.

As long as CAL ENABLE is held high, the CalDAC will reusin its calibration code until another calibration cycle is initiated, The user should note that the calibration code is lost when power is removed. The CalDAC latch may come up in any state. Therefore, a power-up as should always be performed.

ayout Considerations

Although the AD9505 performs an essentially digital function, as incremental resolution and acturacy depend open linear analog subciteuits. The internal comparator measures millivolt levels in order to resolve very small time increments. Therefore,

nigh frequency casing layout techniques should be employed in order to obtain rared performance.

briving the device with a differential signal will enhance the apearability of the uning accuracy. The complementary out us should also be loaded equally to balance output digital witching currents.

Frounding and power supply decoupling should receive special attention. The ground plane should cover as much as possible of the component side or first interior layer of the board. Avoid signal runs on the component side of the board between the levice and ground plane.

All ground pins should be connected directly to the ground plane. In systems with split grounds, all ground pans of the ADP-95 should be connected to the Analog Ground. A single point connection from the ground plane of the ADP-950 to lightly ground is required for return currents for the digital

All $V_{\rm ER}$ pass should be decoupled with 0.01 μE to 0.1 μE chiral separators. Circuit connections from the capacitors to puckage pins and ground should be as short as possible to minimize industance.

The analog V_{mes} Fin 21, should require no special treatment scept on boards with considerable digital swarching current. In those cases, a ferrite bead in series with the supply connection bould provide satisfactory isolation. Otherwise, normal decouoline should be adequate.

In most cases, sockets should be avoided, even for prototyping. The contacts in sockets add capacitance and inductance which anally degrade dynamic performance of high performance ICs such as the AD9505. If socketing is necessary, and the user can tolerate small losses in performance, the best-known socket disrough our experience is the Methode 213-028-602 for the PULY.

An evaluation board is available. Its part number is



Special Function Components Contents

P	Page
Selection Guide	
Orientation	7-3
AD037 - Universal Trigonometric Function Converter	1-5
AD720 - RGB to NTSC Encoder	
AD730 - Programmable Clock Generator	7-13
AD800/AD802 - Clock Recovery and Data Retiming Phase-Locked Loop	7-19
AD805 - Clock Recovery and Data Retiming Phase-Locked Loop with Flat Jitter Response	7-23
ADXL50 - Monolithic Accelerometer with Signal Conditioning	
PKD-01 - Monolithic Peak Detector with Reset-and-Hold Mode	

7

Special Emerical Composed.

Selection Guide Special Function Components

Model	Description	Package Options ¹	Temp Range ²	Page
AD639	Universal Trigonometric Function Converter	1	I, M	7-5
PKD-01	Monolithic Peak Detector with Reset-and-Hold Mode	2, 3	C, M	7-33
*ADXL-50	Monolithic Accelerometer with Signal Conditioning	1, 7	M	7-27, 11-10
*AD730	Programmable Clock Generator	6	C	7-13
*AD720	RGB to NTSC/PAL Encoder	5	C	7-9
*AD800/802	Clock Recovery and Data Retiming Phase Locked Loop	1, 2, 6	C, I	7-19
*AD805	Clock Recovery and Data Retiming Phase Locked Loop	1, 6	C, I	7-23

¹Package Options: 1 = Hermetic DIP, Ceramic or Metal; 2 = Plastic or Epoxy Sealed DIP; 3 = Cerdip; 4 = Ceramic Leadless Chip Carrier; 5 = Plastic Leaded Chip Carrier; 6 = Small Outline "SOIC" Package; 7 = Hermetic Metal Can; 8 = Hermetic Metal Can DIP; 9 = Ceramic Flatpack; 10 = Plastic Quad Flatpack, 11 = Single-in-Line "SIP" Package; 12 = Ceramic Leaded Chip Carrier; 13 = Nonhermetic Ceramic/Glass DIP; 14 = J-Leaded Ceramic Package; 15 = Ceramic Pin Grid Array; 16 = TO-92; 17 = Plastic Pin Grid Array.

²Temperature Ranges: C = Commercial, 0°C to +70°C; I = Industrial, -40°C to +85°C (Some older products -25°C to +85°C); M = Military, -55°C to +125°C. Boldface Type: Product recommended for new design.

*New product.

Orientation Special Function Components

This section contains technical data on integrated circuit chips that could not be classified in any of the major sections of this databook without losing their identities. For example, the AD639 trigonometric function generator is a close relative of analog multiplier/dividers, in both function and circuitry; but if it were listed in that section, its unique trigonometric capabilities would be "buried."

We describe briefly here the function and salient uses of these devices. For further information, consult the individual data sheets.

ANALOG FUNCTIONS

AD639 Universal Trigonometric Function Generator

The AD639 is an analog "trigonometric microsystem" on a single silicon chip, packaged in a 16-pin DIP. From a differential input voltage, representing an angle (20 mV/°), it can be programmed to generate a voltage output, accurately determined by any of the standards functions—sine, cosine, tangent, secant, cosecant, and contangent—as well as some lesser known variants, such as the versine and exsecant, plus a corresponding set of inverse functions. All inputs are differential, and either polarity of input or output can be generated.

Trigonometric functions play an important role in electronics. Inherent to many communications, measurement and display systems, they also find increasing application in control and robotics. Most familiar are the *sine* and *cosine*, which find wide use as fundamental signal source—both separately and in orthogonal pairs. In display systems, these functions are basic to graphical manipulations (axis rotation and polar-to-Cartesian conversion), and they also appear in Cartesian-to-polar conversion and in determining phase angle from the real and imaginary components of a complex signal.

With its large repertoire of functions, the AD639 makes it possible to include trigonometric transformations in the analog portion of a system with:

- little added cost or board space
- with high accuracy
- without the overhead in software, memory or time (which would accompany such computations in an associated digital system). The use of the AD639 also makes it easy to generate low distortion sine-wave signals, with voltage control of amplitude and frequency, up to 10 V and 1 MHz, respectively.

AD720 RGB to NTSC/PAL Encoder

The AD720 RGB to NTSC/PAL Encoder converts red, green, and blue color component signals into their corresponding luminance (baseband amplitude) and chrominance (subcarrier amplitude and phase) signals in accordance with either NTSC or PAL standards. These two outputs are also combined to provide a composite video output. All three outputs are available separately at voltages of twice the standard signal levels as required for driving 75 Ω reverse-terminated cables.

AD730-Programmable Clock Generator

The AD730 is a monolithic solution for providing up to 16 output frequencies from a single frequency source. Output frequencies of up to 216 MHz are realizable, combined with excellent jitter performance. The available output frequencies are determined through a "Personalization Mask Option." An output

frequency is selected through a standard MPU interface. Low jitter and excellent power supply rejection are achieved by careful attention to layout and the use of an active integrator in the loop filter. The only external components required are a reference crystal and three passive components for the PLL loop filter.

AD800 and AD802 Clock Recovery and Data Retiming Circuits

These phase-locked loop based circuits have been designed for use in high data rate (≥20 Mbps, NRZ) receiver circuits, in particular those adhering to telecommunications standards for fiber optic receivers.

These circuits contain two control loops: a frequency acquisition loop and a phase acquisition loop. The frequency acquisition loop acquires the clock frequency of the input data signal. The phase acquisition loop tracks the phase of the input data signal. The AD800/AD802 has wide capture and tracking ranges. This, coupled with the factory's ability to laser trim VCO center frequency, eliminates the need to rely on external components (crystal, VCXO, or precision network) for center frequency setting for operation over temperature.

An external capacitor controls the loop damping factor of an AD800/AD802. The user can design the circuit with a loop damping factor between 1 and 10. The loop damping factor controls the tradeoff between frequency acquisition and jitter peaking. A lower damping factor decreases frequency acquisition time at the expense of greater jitter peaking.

A mask set determines the loop bandwidth of an AD800/AD802 (between 0.01% and 1% of nominal center frequency). A very low loop bandwidth circuit (0.01% of the nominal center frequency) could effectively filter a jittery timing reference.

The factory can develop an AD800 for NRZ bit rates from 20 Mbps to 70 Mbps, and an AD802 for NRZ bit rates from 90 Mbps to 160 Mbps. The factory offers products for standard bit rates (e.g., CCITT Recommendation G.958: Synchronous Digital Hiearchy STM1 155.52 Mbps).

AD805 Clock Recovery and Data Retiming Circuit

This phase-locked loop based circuit has been designed for use in high data rate (155.52 Mbps, NRZ) receiver and transmitter circuits, in particular those adhering to telecommunications standards for fiber optic transmission (e.g., CCITT Recommendation G.958: Synchronous Digital Hiearchy STM1 155.52 Mbps).

An AD805 works with a 155.52 MHz VCXO to provide fast acquisition (40 bit periods) clock recovery and data retiming. This circuit has wideband jitter tolerance, and no jitter peaking, in addition to fast acquisition. The VCXO provides a clock output when no input data transitions are present. This circuit can be used to multiply a 19.44 MHz or 25.92 MHz system clock to a 155.52 MHz clock for serial, NRZ, data transmission at 155.52 Mbps.

The AD805—VCXO circuit uses a frequency and a phase acquisition control loop for clock recovery and data retiming. The VCXO present in the frequency acquisition control loop aids frequency locking due to its output's accuracy. The phase acquisition loop uses a voltage controlled phase shifter to acquire phase lock.

The AD805 can be used by itself to automatically phase align (deskew) 155.52 Mbps input data to a reference 155.52 MHz clock. The phase acquisition loop works to match RETIMING MODULE input data phase with reference clock phase in this application. The voltage controlled phase shifter has a $\pm 1/2$ Unit Interval range.

PKD-01 Monolithic Peak Detector with Reset-and-Hold Mode

The PKD-01 is a monolithic peak detector which tracks an analog input signal until a maximum value has been reached and retains this peak value on its hold capacitor. The option to detect or ignore new peaks with its DET control pin is also offered. Detected peaks are presented as positive output levels, however negative peaks may also be detected without additional circuitry. This flexibility is due to its input amplifier which may operate as either an inverting or noninverting gain stage.

Its monolithic design offers significant advantages over hybrid and discrete designs. The matching characteristics attained in a monolithic circuit provide inherent advantages when charge injection and droop rate error reduction are primary goals. The PKD-01 maximizes the advantages of this technology by using transconductance amplifiers which: simplify internal frequency compensation, minimize acquisition time, and maximize circuit accuracy.

Accuracy is enhanced by the use of an output buffer which employes an FET amplifier input stage. This reduces droop rate error during lengthy peak hold periods. Temperature related droop rate error is reduced by employing bias current cancellation circuitry to minimize the gate currents tendency to double for every 10°C temperature change.

ADXL50 Monolithic Accelerometer with Signal Conditioning The ADXL50 employs surface-micromachining technology to produce a device which senses uni-axis acceleration and outputs a linearly proportional voltage. The ADXL50 is a low cost IC accelerometer which is able to measure acceleration from 0 to ± 50 g, and withstand shocks greater than 2000 g. The device operates on an output voltage range from 1.8 V at 0 g, and has a full scale variation of ± 1 V. An uncommitted operational amplifier is also provided which allows the user to vary the full scale output voltage to as much as 0.25 V to 4.75 V.

The ADXL50 employs a variable, differential airgap capacitor to sense the direction and magnitude of acceleration. A simplified depiction of this device would contain a moveable center mass suspended above a polysilicon slab. This center mass is spring tethered at each end, to restore the mass position to absolute zero with no acceleration, and to allow it to move on only one axis (that axis being on a plane with the chip surface). This mass would have an extruding "arm" at a right angle to the axis of movement. On each side of the "arm" would be a capacitor plate, each driven by an equal amplitude but opposite phase signal. As the device is accelerated, a force described by F = ma. overcomes the force due to the spring constant. This movement relates to a change in capacitance which is linearly proportional to the phase and amplitude of the differential output signal. The amplitude is proportional to the acceleration magnitude while the resulting phase indicates the direction of acceleration. A force balancing technique is employed to reduce the mass arm movement thereby increasing its linearity as well as its dynamic range. (For a more in depth description please refer to SAE Technical Paper Series #910496.)

Analog Devices intends the ADXL50 to be the first in a family of accelerometers rated to detect acceleration from fractions of a g to several 100 g. Intended uses include: automotive airbags, automotive suspension, shock and vibration detection, and many military applications. The small size of the surface micromachined capacitors will allow the advent of multiaxis sensors.

Complete, Fully-Calibrated Synthesis System All Standard Functions: Sin, Cos, Tan, Cosec, Sec, Cot, Arcsin, Arccos, Arctan, etc. Accurate Law Conformance (Sine to 0.02%) Angular Range of ±500° (Sine Mode) Function Programmable by Pin Strapping 1.5MHz Bandwidth (Sine Mode) Multiplication via External Amplitude Input

APPLICATIONS

Continuous Wave Sine Generators
Synchro Sine/Cosine Multiplication
Coordinate Conversion and Vector Resolution
Imaging and Scanning Linearization Circuits
Quadrature and Variable Phase Oscillators

PRODUCT DESCRIPTION

The AD639 is a high accuracy monolithic function converter which provides all the standard trigonometric functions and their inverses via pin-strapping. Law conformance and total harmonic distortion surpass that previously attained using analog shaping techniques. Speed also exceeds that possible using ROM look-up tables and a DAC; in the sine mode, bandwidth is typically 1.5MHz. Unlike other function synthesis circuits, the AD639 provides a smooth and continuous sine conformance over a range of -500° to $+500^{\circ}$. A unique sine generation technique results in 0.02% law conformance errors and distortion levels of -74dB in triwave to sinewave conversion.


The AD639 is available in three performance grades. The A and B are specified from -25°C to $+85^{\circ}\text{C}$ and the S is guaranteed over the extended temperature range of -55°C to $+125^{\circ}\text{C}$. All versions are packaged in a hermetic TO-116, 16-pin ceramic DIP. A-grade chips are also available.

PRODUCT HIGHLIGHTS

The AD639 generates a basic function which is the ratio of a pair of independent sines:

$$W = U \frac{\sin (x_1 - x_2)}{\sin (y_1 - y_2)}$$

FUNCTIONAL BLOCK DIAGRAM



The differential angle arguments are proportional to the input voltages X and Y scaled by 50°/V. Using the 1.8V on-board reference any of the angular inputs can be preset to 90°. This provides the means to set up a fixed numerator or denominator $(\sin 90^\circ = 1)$ or to convert either sine function to a cosine $(\cos \theta = \sin (90^\circ = \theta))$. Using the ratio of sines, all trigonometric functions can be generated (see Table I).

The amplitude of the function is proportional to a voltage U, which is the sum of an external differential voltage (U_1-U_2) and an optional internal preset voltage $(U_p).$ The control pin UP selects a 0V, 1V or 10V laser-trimmed preset amplitude which may be used alone $(U_1-U_2=0)$ or internally added to the U_1-U_2 analog input. At the output, a further differential voltage Z can be added to the ratio of sines to obtain the offset trigonometric functions versine $(1-\cos\theta),$ coversine $(1-\sin\theta)$ and exsecant $(1-\sec\theta).$ A gating input is available which may be used to enable or disable the analog output. This pin also acts as an error flag output in situations where a combination of inputs will cause the output to saturate or to be undefined.

In the inverse modes, the argument can be the ratio of two input signals. This allows the user to compute the phase angle between the real and imaginary components of a signal using the arctangent mode.

*Protected by U.S. Patent Numbers 3,887,863; 4,475,169; 4,476,538.

This is an abridged version of the data sheet. To obtain a complete data sheet, contact your nearest sales office.

AD639 — SPECIFICATIONS (typical @ $T_A = 25^{\circ}\text{C}$, $V_S = \pm 15$ V, U or $U_P = 10\text{V}$ unless otherwise specified)

Parameter	Conditions	Min	AD639A Typ	Max	Min	AD639E Typ	Max	Min	AD639S Typ	Max	Units
SYSTEM PERFOR	MANCE						Vand van	A Supplie	W mest	Design 1	E WENT LANG
SINE AND COSINE	and the second	-			in consideration						
MODE ACCURACY Law Conformance ¹	-90° to $+90^{\circ}$, U = 10V		0.02			0.02			0.02		%
Total Harmonic Distortion ²	(a 10kHz, U = 10V		-74			-74		-	-74		dB
Mismatch of Six Peaks	-540° to +540°		0.05		1.73	0.05			0.05		%
Output Noise	@ 10kHz, U = 10V	1	2.8		meter			between	2.8		$\mu V/\sqrt{H}$
processor and the second secon	(a 10kHz, U = 1V	13	0.5		2880	0.5	ac0. n	8 :and	0.5	busha	μV/√H:
PEAK ABSOLUTE ERROR		1 1X				.ote .i		20001/			Sec
Sine Mode	-90° to $+90^{\circ}$, $U_p = 10V$ T_{min} to T_{max}	T 52	0.4 1.0	0.8	(3/25)	0.2	0.4 1.8	nnann Koos A	0.2 1.2	0.8 2.5	%FS %FS
Cosine Mode	-90° to $+90^{\circ}$, $U_p = 10V$ T_{min} to T_{max}	10	0.6 1.5	1.2	181	0.4 1.2	0.7 2.0	d sids	0.5 1.7	1.2 2.7	%FS %FS
Sine or Cosine	-180° to $+180^{\circ}$, $U_{p} = 10V$	1.50	0.8	1.5		0.5	0.8	(enis)	0.6	1.5	%FS
THE SUS A DOOR	T _{min} to T _{max}	11	1.7		put	1.3	2.5	ismeta	2.1	3.0	%FS
5日12日の一日	-360° to $+360^{\circ}$, $U_p = 10V$	ARCH	1.2		100	1.0			0.9		%FS
4 - 1	-90° to $+90^{\circ}$, $U_{p} = 1V$		1.3	2.5			1.7	all) and	0.9		%FS
	T _{min} to T _{max}	a NV	1.5	2.5		1.0	444	Callunda y	2.0		%FS
	-180° to $+180^{\circ}$, $U_p = 1V$	A. W	1.5	3.0	o a local		2.0	distances o	1.1		%FS
	T _{min} to T _{max}	-	1.7	5.0	616313676	1.3	2.5	mi i ma	2.2		%FS
Non Sound	-360° to $+360^{\circ}$, $U_p = 1V$	57	2.0		SHIPS	1.8		mu ge Debte D			%FS
ua Curandu	-360° to $+360^{\circ}$, $U_p = 10V$	7	0.02		8736	0.02		A BICER	0.02		%FS/V
vs Supply	$V_s = \pm 15V \pm 1V$										
are proportional to the input [Maintenance of the Company of the	-360° to $+360^{\circ}$, $U_p = 1V$ $V_s = \pm 15V \pm 1V$	ib self	0.07	2977300	non main	0.07	diilaaa	HON.	0.07	serva av Lu al 98	%FS/V
TANGENT MODE ACCURACY	ce any of the angular into	o creiter			noisamu			bushue			dich pro
Peak Error ³	-45° to $+45^{\circ}$, $U_p = 10V$	shivore	0.5	3.5	bes son	0.5	2.0	Juniora		3.5	%FS
	T _{min} to T _{max}	ne me	0.9	5.0	m bani	1.5	2.8	ass that	3.0	distorti	%FS
atio of sines, all tripopometric	-45° to $+45^{\circ}$, $U_p = 1V$ T_{min} to T_{max}	es flano	4.0	5.0	r oldiza	2.0	3.0 5.0	d also	0.9	2.5	%FS %FS
	min to a max	ortonut	1.0	21 61	Scurbyes	2.0	17 9(III 3	15 (11)	AURD	Dies an	10 GD-2000
ARCTANGENT MODE ACCURACY Peak Angular Error	230) 22322243 30 1112 02				nin sis			nadito s			ypically
Fixed Scale	$U_p = 1V$	ns and	0.5		makenn	0.5		a bas d	0.5		Degrees
Variable Scale	$U = 0.1V, -11V \le Z \le +11V$	Lipinias	1.5		200099	10		+ 500			Degrees
stage (Ua). The control pin UP	$U = 10V, -11V \le Z \le +11V$	as bus	0.2	inemaile	han day	0.2	constant to	a world all	0.2	attrant.	Degrees
SECTIONAL SPECIFICA	ATIONS VOL 30 VI VI	aroalea			2000	onettoen	5000000	12 01 00	nuist ni	TARR	- Brustay
ANGLE INPUTS (X1 & X2, Y1 & Y2)4	Used alone $(U_1 - U_2 = 0)$ c	may be									
Input Resistance to COM	upur At the output, a fu	golses				3.6			3.6		kΩ
	d to the ratio of sines to	be adde			in gui	50		- 01 DY	50		15°/V 978
X1 & X2 Inputs Angular Range For	is versine $(1-\cos\theta)$, cov	oltoqui			1 + 01			T STUIR			ver the e
Specified Error(X1 – X2)	9). A gating input is ava-	- 360		+ 360	- 360		+ 360	- 360		+ 360	Degrees
Scaling Error X1 or X2	muo polena arla aldesib re	pldsm	0.2	0.65	300	0.2	0.65	ISVS Dal	0.2	0.65	%
Angular Offset X1 = X2 = 0		ft 70111	0.1	0.3		0.1	0.3		0.1	0.3	Degrees
Y1 & Y2 Inputs	se the output to saturate	will can						STI			RODUC
Angular Range For		0		+ 180	the gat		+ 180	asic fu		190000	he AD6
Specified Error (Y1 – Y2) Scaling Error Y1 or Y2		0 11 11	0 0	2.0	0	0.2	2.0	0	0.2	+ 180	Degrees %
Angular Offset $Y1 = Y2 = 0$	goals. This allows the use	12 10 QB	0.1	1.0		0.1	1.0		0.1	0.5	Degrees
AMPLITUDE INPUTS (U1 & U2)	County of the Co										J=W
Input Resistance to COM	angent mode.	ine ares	50			50			50	sin (y	kΩ
Nominal Gain	X = Y = VR, W to Z1		1			1		1. P	1		V/V
Gain Error	U = 0.1 to 10V		0.01	0.5		0.01	0.5	a her re-	0.01	0.5	%
Voltage Offset	$T_{\min} \text{ to } T_{\max}$ $U_1 = U_2 = 0V$		0.08	10	100	0.08	10		0.25 3.0	10	% mV
Voltage Offset	T_{\min} to T_{\max}		3.0	10		3.0	10		4.0	10	mV
Linearity Error	$0 \le U_1 - U_2 \le 10V$		0.1			0.1			0.1		%
AMPLITUDE PRESET (UP)											
1V Preset Enabled	UP tied to -V _S									1	
Amplitude Accuracy			0.4	2.0	a live	0.4	2.0	Me	0.4	2.0	%
10V Procet Enghlod	T _{min} to T _{max}		1.5			1.5			2.0		%
10V Preset Enabled Amplitude Accuracy	UP tied to + V _S		0.1	0.55	10 6 1	0.1	0.55		0.1	0.55	%
implitude recuirdey	T _{min} to T _{max}	13.7	0.1	0.55		1.0	0.55		0.1	0.35	%
INVERSE INPUTS (Z1 & Z2)	- Aun max		1.0			2.0			1.5		70
Input Resistance to COM			50	853.	575-4-183	50	cas eca-	and the same	50	2211	kΩ
Input Resistance to COM											

Parameter OTOH9 MOKE	Conditions	Min	AD639A Typ	Max	Min	AD639B Typ	Max	Min	AD639S Typ	Max	Units
SIGNAL OUTPUT (W) ⁵ Small Signal Bandwidth W to Z1 Slew Rate Output Voltage Swing Short Circuit Current Output Offset	$\begin{split} R_L \! \ge \! 2k\Omega, C_L \! \le \! 100pF \\ Cc &= 0 \\ Cc \! = \! 200pF \\ Cc \! = 0 \end{split}$ $Z_1 \! = \! Z_2 \! = \! 0, U_p \! = \! 10 \\ T_{min} \text{ to } T_{max} \\ Z_1 \! = \! Z_2 \! = \! 0, U_p \! = \! 1V \\ T_{min} \text{ to } T_{max} \end{split}$	±11 20	1.5 30 30 ±13 30 5 10	45 30 20	(pina ±11 20 pp		45 30 20 ecada		1.5 30 30 ± 13 30 5	45 30 20	MHz kHz V/μs V mA mV mV mV
VOLTAGE REFERENCE (VR) $R_{L^{\geq}} = 1.8k\Omega$ Nominal Output Output Voltage Tolerance Supply Regulation Maximum Output Current	$\begin{split} T_{min} & \text{ to } T_{max} \\ & + V_S = 5V \text{ to } 18V \end{split}$		+1.8 0.05 0.08 150 4	0.45	SS TO SU	+1.8 0.05 0.08 150 4	0.45 0.5	(A)	+1.8 0.05 0.2 150 4	0.45 0.6	V % μV/V mA
GATE I/O (GT) Switching Threshold as an Input Voltage Output	Output Valid Output Invalid Error, $R_L = 5k\Omega$ No Error, $R_L = 5k\Omega$		+1.5 0.1 +2.25 -0.25			+1.5 0.1 +2.25 -0.25			+1.5 0.1 +2.25 -0.25		V V V
POWER SUPPLIES Operating Range + V _S Quiescent Current - V _S , Quiescent Current	U = X = 0V, Y = Vr U = X = 0V, Y = Vr	±5.5	8.0 5.5	±18 11 7.5	±5.5	8.0 5.5	±18 11 7.5	±5.5	8.0 5.5	±18 11 7.5	V mA mA
TEMPERATURE RANGE Operating, Rated Performance Storage		- 25 - 65		+ 85 + 150	- 25 - 65		+ 85 + 150	- 55 - 65		+ 125 + 150	℃
PACKAGE OPTION ⁶ 16-Pin Ceramic Side Braze DIP (D)	OS per Par prion Op		39AD	IO peratus c	meT Rang	AD639BI	label		639SD 639SD/883	вВ	
Chips	oved Ceramic DIP D	AD6	39 A-Chips	6 mg 7	25-		AREACT				

NOTES

*Intrinsic accuracy measured at an amplitude of 10V using external adjustments to absorb residual errors in angular scaling, angular offset, amplitude scaling and output offset.

*Using a time and amplitude symmetric triangular wave of +3.6V peak-to-peak and external adjustments to absorb residual errors in angular scaling and offset.

*Full scale is defined as the ideal output when the angle input is at either end of the limit specified.

*Specifications for the X inputs apply for range U = IV to 10V, while the Y input errors are specifically given for U = IV.

*When driving loads of less than 4kΩ, a 25pF capacitor from pin 15 to pin 9 avoids possible instability, although this is unnecessary when C_L is greater than 150pF.

*For outline information see Package Information section.


Specifications subject to change without notice.

Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units. Contact the factory for details.

CHIP DIMENSIONS AND BONDING DIAGRAM

Dimensions shown in inches and (mm).

Consult factory for latest dimensions.



ORDERING GUIDE

Model Temperature Range		Package Description	Package Option*
AD639AD	-25°C to +85°C	Side Brazed Ceramic DIP	D-16
AD639BD	-25°C to +85°C	Side Brazed Ceramic DIP	D-16
AD639A-Chips	-25°C to +85°C	Chips	
AD639SD	-55°C to +125°C	Side Brazed Ceramic DIP	D-16
AD639SD/883B	-55°C to +125°C	Side Brazed Ceramic DIP	D-16

^{*}For outline information see Package Information section.

16-Pin Side Brazed DIP (Ceramic)

(D-16) Package

AD639

TOP VIEW

(Not to Scale)

X1

X2

U1 3

U2

VR 6

Y1 7

Y2

8

COM 5

2

4

16 + V_S

CC

W

15

14

13 Z1

12 Z2

11 GT

10 UP

9



RGB to NTSC/PAL Encoder

AD720

FEATURES

Separate Chrominance, Luminance, and Composite **Video Outputs** Drives 75 Ω Reverse-Terminated Loads No External Filters or Delay Lines Required Compact 28-Pin PLCC Logic Selectable NTSC or PAL Encoding Modes Logic Selectable Power-Down Mode

APPLICATIONS RGB to NTSC or PAL Encoding

PRODUCT DESCRIPTION


The AD720 RGB to NTSC/PAL Encoder is a BiCMOS LSI circuit that converts red, green and blue color component signals into their corresponding luminance (baseband amplitude) and chrominance (subcarrier amplitude and phase) signals in accordance with either NTSC or PAL standards. These two outputs are also combined to provide a composite video output. All three outputs are available separately at voltages of twice the standard signal levels as required for driving 75 Ω reverseterminated cables.

The AD720 provides a complete, fully calibrated function, requiring only termination resistors, decoupling networks, a clock input at four times the subcarrier frequency, and a composite sync pulse. The AD720 also has two control inputs: one input selects the TV standard (NTSC/PAL) and the other (ENCD) powers down most sections of the chip when the encoding function is not in use. All logical inputs are TTL and CMOS compatible. The chip operates from ±5 V supplies.

All required low-pass filters are on chip. After the input signals pass through a precision RGB to YUV encoding matrix, two on-chip low-pass filters limit the bandwidth of the U and V color-difference signals to 1.2 MHz prior to quadrature modulation of the color subcarrier; a third low-pass filter at 3.6 MHz (NTSC) or 4.4 MHz (PAL) follows the modulators to limit the harmonic content of the output. Delays in the U and V chroma filters are matched by an on-chip sampled-data delay line in the Y signal path; to prevent aliasing, a prefilter at 5 MHz is included ahead of the delay line and a postfilter at 5 MHz is added after the delay line to suppress harmonics in the output. These low-pass filters are optimized for minimum pulse overshoot.

The AD720 is available in a 28-pin plastic leaded chip carrier for the 0°C to +70°C commercial temperature range.

FUNCTIONAL BLOCK DIAGRAM



AD720 — SPECIFICATIONS ($T_A = +25^{\circ}C$ and Supplies ± 5 V unless otherwise noted)

Parameter	Conditions	Min Typ Max	Units
SIGNAL INPUTS	OJ GUN	CAUIVAL	
(RDIN, GRIN, BLIN)	NTSC	714	
Input Amplitude		700	mV
T P	PAL	700	mV
Input Resistances ¹	Annual Control of the	,	1.0
RDIN with Respect to AGND	The state of the s	6	kΩ
GRIN with Respect to AGND		Chrominance, L.Zininance, and Cons	
BLIN with Respect to AGND		3 afuqtuO	
Input Capacitance		() Reverse-Terror Retail Loads	
LOGIC INPUTS	input selects the TV standa	nat Fitters or Delay Lines Required	
(C-SYNC, 4FSC, ENCD, NTSC)	(EMCD) powers down most	28-Pin PLCC	
Logic LO Input Voltage		actable NTSC or PAL Encoding Mode	
Logic HI Input Voltage	CMOS competible. The chi	lectable Power-Down Made	Loyese
Logic LO Input Current	All required for pass filters	20	μΑ
Logic HI Input Current		100	μΑ
VIDEO OUTPUTS ²	HIII SUSHII SUSH	ITSC or PAL Encoding	tor Helst
	int algeronal solution of the second	- NL	
(LUMA, CRMA, CMPS)	pairmenting with the state of the		
Luminance (LUMA) Output	TAGY SET		
Bandwidth		MOTTER STATE	MHz
Galli Elloi	Million of the Control of the Contro	CR to MTSCRAT Remoter ton R.	%
Linearity		to roo solo suid had need to to serve	%
Chrominance (CRMA) Output	P. Historia de Caral	r corresponding luginance (baseband an	
Bandwidth	NTSC		
	PAL	5.5	
Color Burst Amplitude	NISC	286	mV
	PAL Jonesawo and Jonese	300	mV
Absolute Gain Error	of the Aldelphone at 1977 I A -well	±5	%
Absolute Phase Error	case for the 0°C to +70°C comp	±3	Degree
Chroma/Luma Time Alignment ³	NTSC	-170 eside	ns
Composite Output			
Differential Gain	TIONAL BLOCK DIAGRAM	TOUTURE ±5	%
Differential Phase		±5	Degree
Output Offset Voltage	Chroma, Luma, or Composite Outputs	±50	mV
Chroma Feedthrough	Monochrome Input	20	mV
Authorities and a second second	2804	3045 F	DATE DETAIL
POWER SUPPLIES	V2+	SYNG DECAY	онуво
(APOS, DPOS, VNEG)	195 10 1	THRUB -8	
Recommended Supply Range	Dual Supply	±4.5 ±5.5	V
Zero-Signal Quiescent Current	−5 V Supply		mA
3(DO.1 yr)	+5 V Supply	17 anutanciano	mA
Full-Output Quiescent Current ⁴	−5 V Supply	35 явооово	mA
	+5 V Supply	67	mA

NOTES

Specifications subject to change without notice.


¹Input scaling resistors provide best scaling accuracy when source resistance is 37.5 Ω (75 Ω reverse-terminated input).

²All outputs are measured at a reverse-terminated load; voltages at IC pins are twice those specified here.

³This is a predistortion (per FCC specifications) that compensates for the chroma/luma delay in the low-pass filter that separates the luminance and chrominance signals in a television receiver.


 $^{^4}$ CRMA, LUMA, and CMPS outputs are all connected to 75 Ω reverse-terminated loads; full-white signal for entire field.


PIN CONFIGURATION



PIN DESCRIPTIONS

ENCD	A logical low level powers down chip when not in use
STND	A logical high level input selects NTSC encoding; A logical low level selects PAL encoding
4FSC	Clock input at at four times the subcarrier frequency
SYNC	Input pin for composite television synchronization pulses
RDIN	Red Component Input
GRIN	Green Component Input
BLIN	Blue Component Input
CRMA	Chrominance Output (Subcarrier Only)
CMPS	Composite Video Output
LUMA	Luminance Plus SYNC Output
AGND	Analog Ground Connections (4)
DGND	Digital Ground Connections (3)
APOS	Analog Positive Supply (+5 V ± 5%) (3)
DPOS	Digital Positive Supply (+5 V ± 5%) (2)
VNEG	System Negative Supply (-5 V ± 5%) (2)







NTSC Timing

PAL Timing

AD720 — Typical Application





AD730

FEATURES

16 Selectable Frequencies
216 MHz max ECL Output
54 MHz max TTL Output
Low Output Jitter
Low Cost
Mask Programmable Frequencies
Single Reference Crystal or TTL Clock
Standard MPU Interface
Bt458 Compatible Reset
+5 Volt Supply
20-Pin SOIC Packaging

PRODUCT DESCRIPTION

The AD730 Programmable Clock Generator is a monolithic solution for providing up to 16 output frequencies. Output frequencies of greater than 216 MHz are realizable, combined with excellent jitter performance. The available output frequencies are determined through a "Personalization Mask Option." The AD730-1 has been personalized to provide the following frequencies with a 6.75 MHz reference crystal:

54.00 MHz
74.250 MHz
108.00 MHz
135.00 MHz
216.00 MHz

Other frequencies may be personalized on an AD730 using the following algorithm:


(ASI = 2000 about 14 M 00.281 =
$$f_{OUT} = f_{REF} \frac{M}{N}$$
(ASI = 2000 about 14 M 00.282 = where: N = 1 or 2 M = 1 to 64

The output frequency is selected through a standard MPU interface. When selecting a new frequency, the ECL output is glitch free during the transition. To ensure compatibility with video DACs, the AD730 provides pipeline setup sequencing during frequency select switching. In addition to supplying the ECL output clock frequency, the AD730 provides a divide by 4 and divide by 64 TTL outputs.

Low jitter and excellent power supply rejection are achieved by careful attention to layout and the use of an active integrator in the loop filter. The only external components required are a reference crystal and three passive components for the PLL loop filter.

The AD730 will be available in a 20-pin SOIC package and is specified to operate over the 0° C to $+70^{\circ}$ C commercial temperature range. However, evaluation samples are available in a 20-pin side brazed package.

FUNCTIONAL BLOCK DIAGRAM



AD730—SPECIFICATIONS

PROGRAMMABLE CLOCK GENERATOR (0°C \leq T_A \leq 70°C, 4.65 \leq V_cc \leq 5.25)

Parameter	Conditions	Min	Тур	Max	Units
CLOCK FREQUENCY (ECL)	See Note 1		NUMBER OF		
Jitter	$f_{OUT} = 47.25 \text{ MHz} \text{ (divide ratios} = 28/4)$		250	500	ps rms
Jitter	$f_{OUT} = 54.00 \text{ MHz}$ (divide ratios = 32/4)		250	500	ps rms
Jitternian 08VGA as no bavilance	$f_{OUT} = 94.50 \text{ MHz}$ (divide ratios = 56/4)		175	350	ps rms
Jitter	$f_{OUT} = 108.00 \text{ MHz}$ (divide ratios = 64/4)		175	350	ps rms
Jitter	$f_{OUT} = 118.125 \text{ MHz}$ (divide ratios = 140/8)		175	350	ps rms
Jitter Takat =	$f_{OUT} = 135.00 \text{ MHz}$ (divide ratios = 80/4)		175	350	ps rms
Jitter	$f_{OUT} = 189.00 \text{ MHz}$ (divide ratios = 112/4)	THE PARTY OF	125	250	ps rms
Jitter 2 10 1 = 14	$f_{OUT} = 216.00 \text{ MHz}$ (divide ratios = 128/4)		125	250	ps rms
Jitter 40 of I = M	$f_{OUT} = 64.125 \text{ MHz} (1024 \times 768 @ 60 \text{ Hz})$	pole	250	500	ps rms
Jitter am brebnate e deponds ber	$f_{OUT} = 74.250 \text{ MHz} (1024 \times 768 @ 70 \text{ Hz})$	JI Cloffic	250	500	ps rms
CLOCK FREQUENCY (TTL)1	face. When electing a new fr	1	sastro	ed AIPU Into	Standa
Jitter with william with restil	1/4 Frequency of ECL Clock		250	sldingmo!	ps rms
REFERENCE CLOCK INPUT	MANA, DE ALDASO PROVIDES	1	nein	tone paste	610 00 610 00
Input Frequency	The Property the Land Control of the Land Cont		6.75		MHz
V_{IH}	attenue attenue	2.0			V
V_{IL}	The state of the s	of Utteranni		0.8	V
REFERENCE VOLTAGE ²	mod many a first many a supposed of	our freedomen	nuo di et o	a anibivosa	olunion for
Output Voltage	and the fact the method and the same and the				V
Max Source Current	thomas A me only exten				mA
Max Sink Current	Option. T. Con conce Systal and three pass				μΑ
CLOCK OUTPUT (ECL)	-911 garweik	of odd shrene,	or beginsed to	as been pers	11-087CL
C to +70 C commercial to HOV	See Note 3	4.04		4.19	V
On samples are available in slov	See Note 3	3.15		3.35	V
IOH	ture range. However, evaluat	10.5			mA
Rise Time	See Note 3	1.3		2.0	ns
Fall Time	See Note 3	1.3 HA		2.0	ns
Duty Cycle Asymmetry	See Note 3	-10		+10	%
Output Frequency Range		47.25		216	MHz
CLOCK OUTPUT (TTL)					
V _{OH}		2.4			V
V _{OL}	FUNCTIONAL BLOCK DIAGRAM			0.4	V
I _{OL}				-2.0	mA
Rise Time	See Note 4			4	ns
Fall Time	See Note 4			4	ns
Duty Cycle Asymmetry	See Note 4	-20		+20	%
Output Frequency Range		11.8		54	MHz
CONTROL BUS LOGIC	CS~, D0, D1, D2, D3, R/W~	YOM	BUDDING IN	-() -wa	
V _{IH}		2.0			V
V _{IL}				0.8	V

¹a. Jitter is measured by triggering on the output clock, delayed 16 μs and then measuring the time period from the trigger edge to the next edge of the output clock after the delay. This measurement is repeated multiple times and then the RMS value is determined.

1b. The V_{CO} gain is 100 MHz/V (±40% tolerance). The charge pump current is 200 μ A peak.

²The reference voltage will be trimmed within limits specified at Trim & Probe. However, we are not certain if these limits can be maintained when the part has been packaged. Initial silicon samples will determine what limits are achievable.


³ECL Output specifications are determined with the following load conditions: each output has a 330 Ω pull-down resistor to ground and a 220 Ω pull-up resistor to $V_{\rm CC}$.

⁴TTL output rise time/fall time is determined with a 10 pF load. Rise time/fall time is defined as the 10% to 90% point.

Specifications subject to change without notice.

TIMING (0°C \leq T_A \leq 70°C, 4.65 \leq V_{CC} \leq 5.25)

Parameter	Conditions	Min	Тур	Max	Units
TIMING	D BCE TTE	a ra s	D3 D3		
R/W~ Setup Time	Timing Diagram - 1	0 0 0			ns
R/W~ Hold Time	Timing Diagram – 2	15 0			ns
CS~ Low + High Time	Timing Diagram - 3	70			ns
CS~ High Time	Timing Diagram – 4	25			ns
CS~ Asserted to Data Driven	Timing Diagram - 5	10			ns
CS~ Asserted to Data Valid	Timing Diagram - 6	1 0		75	ns
CS~ Negated to Data Tristated	Timing Diagram - 7	0 - 1 -		25	ns
Write Data Setup Time	Timing Diagram - 8	35			ns
Write Data Hold Time	Timing Diagram – 9	0			ns



ORDERING GUIDE

Model	Description	Package Option*
AD730JR-1	Wide Body 20-Pin SOIC	R-20

For outline information see Package Information section.

Timing Diagram

POWER SUPPLIES (0°C \leq T_A < 70°C, 4.5 V \leq V_CC \leq 5.5 V)

Parameter	Conditions	Min	Тур	Max	Units
Supply Voltage V _{CC}		4.5	5	5.5	V
Quiescent Current I _{CC}			62		mA
Power Dissipation			310		mW

ABSOLUTE MAXIMUM RATINGS1

Parameter	Conditions	Min	Тур	Max	Units
Supply Voltage V _{CC}		HI THE THE R		7.5	V
Storage Temperature Range		-65		150	°C
Operating Temperature Range ²		0		70	°C
Lead Temperature Range	Soldering 60 Sec			300	°C

1Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other condition above those indicated in the operational section of this specification is not implied. Exposure to absolute rating conditions for extended period may affect device reliability. 2 20-pin SOIC package $\theta_{JA} = 100^{\circ}$ C/W.


FREQUENCY SELECT REGISTER ASSIGNMENTS

	1000 - 33						
	UT	fo		niM			
	TTL	ECL	D0	D1	D2	D3	
MHz	11.8125	47.25	0	0	0	0	
MHz	13.50	54.00	1	0	0	0	
MHz	23.625	94.50	0	70 1	0	0	
MHz	27.00	108.00	1	1 85	0	0	
MHz	29.53	118.125	0	0	1	0	
MHz	33.75	135.00	1	0	1	0	
MHz	47.25	189.00	0	1	1	0	
MHz	54.00	216.00	1	1 38	1	0	
1177		ng Diagram - 9		0	0		
MHz	16.031	64.125	0	0	0	1	
MHz	18.5625	74.250	1	0	0	1	
	undefine	undefined	0	1	0	1	
	undefine	undefined	1	1	0	RDE ING GUIDI	
	undefine	undefined	0	0	1	1	
	undefine	undefined	1	0	belot	koitqi	
	undefine	undefined	0	1	1	Body 20-Pin SOIC	
)	STOPPEI	OSCILLATOR	1	1	1	1	

IOTES

Stresses showe these listed under "Absolute Maximum Ratings" naw onese permanent durage to the device. This is a sress rating only, and functional operating of the device at these or any other condition above these indicated in the operational section of this specification is not implied. Exposure to absolute rating conditions for extended period may affect device reliability.

10-pin SOIC purkage v_{iii} = 100 °C/W.



PIN ASSIGNMENTS

Pin	Description	The late correct states a garden	I/O Type	Application Notes	SET FUNCTION
01	D2	Frequency Select Bit 2	TTL I/O	2nd MSB of four frequency select pin	thom jees becomergoid o
02	D3	Frequency Select Bit 3	TTL I/O	MSB of four frequency select pins.	
03	TTLOUT	TTL Clock Output	TTL Output	TTL output frequency is one quarter	of ECL output
		91	GROUNDE	frequency. Output is actively driven	high and low. It does not
	a primary desi	and decoupling should be	Proper groun	require a pull-up resistor.	es when the nequency se distribution franciscos (see C
04	TESTOUT	Test Output driv gaishow a	TTL Output	This is the ECL output divided by 6	4. Allows for in-circuit
	recommended	is are present on enip, but it is	ilqqua lerigib —	functional testing.	
05	CLKIN	Crystal Oscillator Input	TTL Input	6.75 MHz Reference Crystal or Cryst	al Oscillator.
06	DV _{CC}	Digital V _{CC}	Power	V _{CC} for CMOS logic and TTL output	it.
07	DGND	Digital Ground	Power	Ground for CMOS logic and TTL ou	itput. Turbo reser bacone s
08	EV _{CC}	ECL V _{CC} to the quality 1.0 4 a	Power mode	V _{CC} for ECL Clock Output. Decoup- required.	ling with 0.1 μF 0.01 μF
09	ECL _{OUT} -	ECL clock output (negative)	ECL Output	ECL output referenced to V _{CC} .	
10	ECL _{OUT+}	ECL clock output (positive)	ECL Output	ECL output referenced to V _{CC} .	The state of the s
11	V _{REFOUT}	1.235 V Bandgap Reference	Analog	Voltage reference for video DAC.	(2) 60
12	FILT _{REF}	Loop Filter Reference	Analog	An external capacitor allows adjustment performance.	ent for optimal loop noise
13	FILTERB	PLL Filter	Analog	External loop filter. Apply PLL filter	to FILTERB.
14	FILTERA	PLL Filter	Analog	External loop filter. Apply PLL filter	to FILTERA.
15	AGND	Analog Ground	Power	Ground for PLL.	
16	AV _{CC}	Analog V _{CC}	Power	V _{CC} for PLL. Decoupling with 0.1 μ	F 0.01 μF required.
17	CS~	Chip Select	TTL Input	Negative edge latches state R/W~. P	ositive edge latches state
	0010 0	(B) 4 - 1 - 1 00W	1	of D0, D1, D2, D3.	1- 380 4 (E) I HE
18	R/W~	Read or Write to Data Bus	TTL Input	State is latched on negative CS~. Lo for reading from the frequency select	
19	D0	Frequency Select Bit 0	TTL I/O	LSB of four frequency select pins.	V
20	D1	Frequency Select Bit 1	TTL I/O	2nd LSB of four frequency select pin	s.

AD730

THEORY OF OPERATION START-UP OPERATION

An internal power on reset function is provided in the AD730. Upon power-up, the device will reset to a fixed output frequency. This frequency is the lowest frequency output available –47.25 MHz. This frequency can also be obtained during normal operation by loading an all "0"s pattern (D0–D3) into the frequency select register.

CONTROL INTERFACE


The timing and operation of the digital interface is defined as the standard MPU interface. The state of the R/W~ signal is latched on the falling edge of CS~. This determines whether one is reading the current selected output frequency from the device or writing a new output frequency to the device. During a read operation, on the falling edge of CS~, the content of the frequency select register is driven onto the four data lines (D0-D3). On the rising edge of CS~, while writing, the four data inputs (D0-D3) are latched into the frequency select register. The content of the frequency select register determines which one of sixteen possible output frequencies will be generated. The AD730-1 has only ten frequencies that are defined in the device (see Frequency Select Register Assignments Table).

RESET FUNCTION

Two programmed reset modes are supported. The first reset is invoked by loading an all "1"s pattern (D0-D3) into the frequency select register. This reset function causes the main PLL oscillator to synchronously halt with the ECL output in the high state. When the frequency select register reprogrammed to a valid output frequency (see Frequency Select Register Assignments Table), the oscillator is released. Short duration clock half-cycles are avoided, both when entering and leaving this reset mode.

The second reset occurs each time the frequency select register is reprogrammed to a new frequency. This reset is intended to set the pipeline delay of the Bt458 video DAC. When a new fre-

quency is programmed, the $ECL_{OUT(+)}$ and $ECL_{OUT(-)}$ are stopped with the $ECL_{OUT(+)}$ high and $ECL_{OUT}(-)$ low for four rising edges of the TTL_{OUT} clock. On the fourth rising edge of the TTL_{OUT} clock, the ECL_{OUT} clock is synchronously released (see Figure 1).



REFERENCE CLOCK INPUT

The reference clock input, CLKIN, will accept either a standard TTL input or serve as a single pin oscillator by applying a <10 MHz crystal.

CLOCK OUTPUTS

The clock output is an ECL output, referenced to $V_{\rm CC}$, that is capable of operating up to 216 MHz. This output contains circuitry that provides a smooth transition during changes in the output frequency. Specifically, in order to prevent a short cycle from occurring, the circuit checks the state of the output when a new frequency is written to the device in order to prevent a short cycle from occurring during frequency transitions. When the output reaches the correct state, a glitch free transition in frequency occurs.

TTL compatible, divide by 4 and 64, outputs are also provided, TTL_{OUT} and TEST_{OUT} respectively.

GROUNDING

Proper grounding and decoupling should be a primary design objective when working with PLL circuits. Separate analog and digital supplies are present on chip, but it is recommended that there be one common analog and digital ground plane. This approach is less difficult to design, and it will produce good results. Decoupling of the analog power pins (Pins 8 and 16) should contain a 0.1 μF capacitor in parallel with a 0.01 μF capacitor.




Figure 2. Typical Application




AD800/AD802

FEATURES

Clock Recovery Center Frequency:
20 MHz to 155 MHz, Factory Programmable
Fractional Loop Bandwidth: 0.01% to 1% Bit Rate,
Factory Programmable
Accepts NRZ Data, No Preamble Required
Recovered Clock and Retimed Data Outputs
Phase-Locked Loop Type Clock Recovery – No Crystal
Required
Random Jitter: 20° Peak-to-Peak
Pattern Jitter: Virtually Eliminated
10KH ECL Compatible

FUNCTIONAL BLOCK DIAGRAM



PRODUCT DESCRIPTION

The AD800/AD802 provides clock recovery and data retiming from an NRZ encoded data stream. The factory trims the center frequency of the VCO to guarantee loop capture range and tracking range over the operating temperature range. This eliminates a reliance on external components for center frequency setting.

The AD800/AD802 acquires frequency and phase lock on input data using two control loops. The frequency acquisition control loop initially acquires the clock frequency of the input data, without the need for a VCXO. At frequency lock, the frequency error is zero, and the frequency detector has no effect. The phase acquisition control loop then works to ensure that the output phase tracks the input phase. The AD800/AD802 requires no control input for the different types of acquisitions.

The device will acquire to random or scrambled data; no preamble is required. The VCO provides a clock output within $\pm 20\%$ of the nominal system frequency in the absence of input data transitions. The AD800/AD802 typically dissipates 750 mW and is specified to operate from a single $-5.2~\mathrm{V}$ supply.

The frequency detector provides a frequency acquisition (FRAC) output, which indicates when the device is acquiring frequency lock. During the frequency acquisition process this output is a series of pulses that occur at the points of cycle slip between the data frequency and the recovered clock. Once the device has acquired frequency lock, no pulses appear at the FRAC output.

The user sets the acquisition time of the AD800/AD802 by choosing a capacitor whose value determines loop damping. A loop damping factor of 5 corresponds to an acquisition time of 1×10^6 bit periods, and a loop damping factor of 1 corresponds to an acquisition time of 1×10^4 bit periods.

The AD800/AD802 exhibits virtually no pattern jitter due to its phase detector (patented). AD802-155 total loop jitter measures 20° peak-to-peak.

Refer to the Ordering Guide for devices.

$\textbf{AD800/AD802} - \textbf{SPECIFICATIONS} \stackrel{(V_{EE} = -5.2 \text{ V, V}_{CC} = \text{GND, T}_{A} = 25^{\circ}\text{C, Loop Damping Factor} = 5, \\ \text{unless otherwise noted)}$

Parameter	Condition	N	AD802- In Typ	155KR Max	Units
NOMINAL CENTER FREQUENCY			155.5	2	MHz
TRACKING RANGE	T _{MIN} to T _{MAX} , V _{MIN} to V _{MAX}		40 55	170 156	Mbps Mbps
CAPTURE RANGE	T_{MIN} to T_{MAX} , V_{MIN} to V_{MAX}		40 oneupon 55 oneupon	170 156	Mbps Mbps
STATIC PHASE ERROR	$\rho = 1$ $\rho = 1$, T_{MIN} to T_{MAX} , V_{MIN} to V_{MIN}		10 10	30 30	Degrees Degrees
TRANSITIONLESS DATA RUN	T _{MIN} to T _{MAX} , V _{MIN} to V _{MAX}		timed Data s Clock Rec		Bit Periods Bit Periods
OUTPUT JITTER MOGLE TUSTUO DEBRITER ATAO S TUSTUO SOBGAIODSUA	$ ho = 1$ $2^7 - 1$ PRN Sequence $2^{23} - 1$ PRN Sequence $ ho = 1$, T_{MIN} to T_{MAX} , V_{MIN} to T_{MIN}	MAX, VMIN to VMAX		7 7	Degrees rms Degrees rms Degrees rms Degrees rms Degrees rms Degrees rms
des a frequency acquisition tes when the device is acquiring requency acquiring process this	f = 10 Hz f = 6.5 kHz f = 65 kHz f = 10 Hz, T _{MIN} to T _{MAX} , V _{MIN} f = 6.5 kHz, T _{MIN} to T _{MAX} , V _M f = 65 kHz, T _{MIN} to T _{MAX} , V _{MIN}	to V _{MAX} 1	20,000 .5 80 .15 2 .5 20,000 .5 80 .15 2		Unit Intervals
JITTER TRANSFER Damping Factor (Nominal) Peaking Bandwidth	$\begin{split} C_D &= 2.2 \text{ nF} \\ C_D &= 0.047 \mu\text{F} \\ C_D &= 0.22 \mu\text{F} \\ \zeta &= 1 \\ \zeta &= 5 \\ \zeta &= 10 \\ T_{MIN} \text{ to } T_{MAX}, V_{MIN} \text{ to } V_{MAX} \end{split}$	r center frequency i shase lock on input cy ecquisition control	1 5 10 2 0.08 0.02		ζ (no units) ζ (no units) ζ (no units) dB dB dB kHz
ACQUISITION TIME	$\zeta = 1, 2^7 - 1$ PRN Sequence $\zeta = 5, 2^7 - 1$ PRN Sequence $\zeta = 10, 2^7 - 1$ PRN Sequence	to easure that the out- 808/ADS02 requires actualitions.	1 × 1 × 1 × 1 × 1 × 1 × 1 × 1 × 1 × 1 ×	$1.5 \times 10^{\circ}$	Bit Periods Bit Periods Bit Periods
POWER SUPPLY Voltage (V _{MIN} to V _{MAX}) Current	T _{MIN} to T _{MAX} , V _{MIN} to V _{MAX}	nisked data; no pream- curput within ±20% series of input data islipates 750 mW and	-4.5 -5.2 140	65.5 d 1 170 d 17	Volts mA mA
INPUT VOLTAGE LEVELS Input Logic High, V _{IH} Input Logic Low, V _{IL}	V _{MIN} to V _{MAX}	-	-1.084 -1.95	-0.720 -1.594	Volts Volts
OUTPUT VOLTAGE LEVELS Output Logic High, V _{OL} Output Logic Low, V _{OH}	V _{MIN} to V _{MAX}		-1.084 -1.95	-0.72 -1.60	Volts Volts
INPUT CURRENT LEVELS Input Logic High, I _{IH} Input Logic Low, I _{IL}	V _{MIN} to V _{MAX}	2 1		62 39	μΑ μΑ
OUTPUT SLEW TIMES Rise Time (t_R) Fall Time (t_F)	V _{MIN} to V _{MAX} 20%–80% 80%–20%		0.75 0.75	1.5 1.5	ns ns
SYMMETRY Recovered Clock Output Specifications subject to change without not	ρ = 1/2	4	5	55	%

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

Supply Voltage
Input Voltage (Pin 16 or Pin 17 to V _{CC}) V _{EE} to +300 mV
Storage Temperature Range65°C to +150°C
Lead Temperature Range (Soldering 60 sec)+300°C

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to an absolute maximum rating condition for an extended period may adversely affect device reliability.

ORDERING GUIDE


Device	Center Frequency	Fractional Loop Bandwidth	Description	Operating Temperature	Package Option*
AD802-155KR	155.52 MHz	0.08%	20-Pin Plastic SOIC	0°C to +70°C	R-20

^{*}For outline information see Package Information section.


PIN DESCRIPTIONS

I	Number	Mnemonic	Description
		DATAOUT	Differential Retimed Data Output
2	a A	DATAOUT	Differential Retimed Data Output
3	3	V _{CC2}	Digital Ground
4	/	CLKOUT	Differential Recovered Clock Output
/5	5	CLKOUT	Differential Recovered Clock Output
1	5	VEE	Digital V _{EE}
/ 7	7	V _{EE}	Digital V _{EE}
-	3	V _{CC1}	Analog Ground
/ 9)	AVEE	Analog V _{EE}
	10	ASUBST	Analog Substrate
	1	CF ₂	Loop Damping Capacitor Input
101 101	12	CF ₁	Loop Damping Capacitor Input
	13	AV _{CC}	Analog Ground
ob, 2 -1 PRN SEGUENCE MPUT TER TOLERANCE MASK	4	V _{CC1}	Analog Ground
blerance	15	V _{EE}	Digital V _{EE}
	16	DATAIN	Differential Data Input
1	17	DATAIN	Differential Data Input
1	18	SUBST	Digital Substrate
1	19	FRAC	Differential Frequency Acquisition
			Indicator Output
2	20	FRAC	Differential Frequency Acquisition Indicator Output


AD800/AD802 — Typical Characteristics




AD802-155 Center Frequency vs. Temperature



AD802-155 Capture Range, Tracking Range vs. Temperature



AD800/AD802 Output Jitter vs. Temperature



A: AD802-155 JITTER TOLERANCE, 2⁷-1 PRN SEQUENCE INPUT B: CCITT G958 STM1 TYPE A JITTER TOLERANCE MASK

Jitter Tolerance

AD805

FEATURES

155 Mbps Clock Recovery and Data Retiming

Flat Jitter Response

Acquisition: 40 Bit Periods

Accepts NRZ Data without Preamble

Single Supply Operation

ECL 10 KH Input and Output Levels

Random Jitter: 2° rms

Pattern Jitter: Virtually Eliminated

APPLICATIONS

Clock Recovery and Data Retiming for Sonet STS3 (155.52 MHz)

155 Mbps Data Deskewing

Large Factor Frequency Multiplication

PRODUCT DESCRIPTION


The AD805 provides truly flat jitter response clock recovery and data retiming from an NRZ-encoded data stream in conjunction with a VCXO operating at 155.52 MHz. The device uses 10 KH ECL levels and consumes 350 mW from a -5.2 V power supply. The VCXO is the only external component required.

The AD805 employs an architecture (patented) that guarantees a flat jitter transfer function, that is, no jitter peaking. The jitter peaking associated with traditional PLL-based clock recovery and data retiming circuits places an upper limit on the number of PLL-based regenerators in a path.

The AD805 also exhibits virtually no pattern jitter (<0.5° p-p) due to a newly developed phase detector (patented).

The clock recovery and data retiming application for the AD805 requires a VCXO with a gain of 1 Mrad/v-s, a positive slope, and a modulation bandwidth greater than 100 kHz. The AD805 tolerates wideband input jitter while simultaneously attenuating high frequency jitter in this application. The circuit acquires lock quickly (in 40 bit periods), unlike traditional PLL-based circuits, and provides a clock output even in the absence of input data, unlike Surface Acoustic Wave (or other resonant) filter based circuits.

PIN CONFIGURATION 20-Pin Ceramic DIP (D) Package



NOTES:

*PINS 6 AND 18 ARE DIGITAL SUBSTRATE AND SHOULD BE CONNECTED TO PINS 7 AND 15, WHICH ARE DIGITAL V_{EE}.


*PIN 10 IS ANALOG SUBSTRATE AND SHOULD BE CONNECTED TO PIN 9.

WHICH IS ANALOG SUBSTRATE AND SHOULD BE CO

The AD805 can be used for deskewing data, that is, retiming the data to a reference clock. The AD805 will deskew data that differs ±1/2 unit interval. The device's high operating frequency, low jitter, and unique phase detector make it suitable as a building block for such demanding phase-lock loop applications as frequency multiplication by a large factor (e.g., 19.44 MHz multiplication by eight to 155.52 MHz).

The AD805 is specified for operation over the industrial temperature range of -40°C to +85°C, and is available in 20-pin SOIC or side-brazed ceramic DIP.

Consult the factory for availability of the AD805 for other bit rates.



Clock Recovery and Data Retiming Application

AD805 — SPECIFICATIONS (V_{EE} = -5.2 V, T_A = +25°C unless otherwise noted)

Parameter	Condition	Min	Тур	Max	Units
TRACKING RANGE ¹	THE SULL OF THE PARTY OF THE PA	LL.J	Sept.	nest but II I ma	
STATIC PHASE ERROR	$\rho = 1^2$		23	TBD	Degree
CLOCK PHASE DRIFT ³	20 Bit Periods 60 Bit Periods			0.72 2.2	Degree Degree
JITTER SECRETARY (D) Package	$\rho = 1$ $\rho = 1/2$ 2^7 -1 PRN Sequence 2^{23} -1 PRN Sequence	gning	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	TBD	Degree rms Degree rms Degree rms Degree rms
JITTER TOLERANCE	500 Hz 6.5 kHz 65 kHz 1.3 MHz	2.1 1.5 0.21 0.15	2	Operation aut and Outpu 1: 2° vms Varually Elim	Unit Intervals Unit Intervals Unit Intervals Unit Intervals
JITTER TRANSFER Peaking Bandwidth	9 LEBRIS	NA	15.5	on cod pata Re	dB kHz
ACQUISITION TIME ⁴	$\rho = 1/2$	148	***	40	Bit Periods
POWER SUPPLY Voltage Current	B as P R C H	-4.5	70	-5.5 TBD	Volts mA
INPUT VOLTAGE LEVELS Input Logic High, V _{II}	V _{EE} = -5.2, V _{CC} = GND	-1.13 -1.95		-0.81 -1.63	Volts Volts
OUTPUT VOLTAGE LEVELS Output Logic High, V _{OH} Output Logic Low, V _{OL}	$V_{EE} = -5.2$, $V_{CC} = GND$	-0.98 -1.95	er response el ed data strese f.Hz. The dev	-0.81 -1.63	Volts Volts
INPUT CURRENT LEVELS Input Logic High, I _{IH} Input Logic Low, I _{IL}	$V_{\text{EE}} = -5.2$, $V_{\text{CC}} = \text{GND}$	25 minger		62 (led ad) 39	iCL levels and co by. The VAμO is the ADRO-Aμ, and
OUTPUT SLEW TIMES Rise Time (t _R) Fall Time (t _F)	20%–80% 80%–20%	dag. The fitter lock recovery	ne jitter pea beel.5.LIq	naction, that is with traditional	at inter transfer leaking assessmented and data reconing
SYMMETRY (DUTY CYCLE) ⁵ Recovered Clock Output	$\rho = 1/2$	(q-q '2.0>) sa		ecrators in a pa dabits vi 16 ally	PLL-bised rege he AD805 %o co

Specifications subject to change without notice.



¹Tracking Range: VCXO characteristics determine tracking range.

² ρ : input data transition density, $(0 < \rho < 1)$.

³Clock Phase Drift: This parameter is measured with input data without transitions for the given number of bit periods.

⁴Acquisition Time: This parameter is measured with a control voltage within its extremes.

⁵Symmetry is calculated as (100 × on time)/period, where on time equals the time that the clock signal is greater than the midpoint between its "0" level and its "1" level.


ABSOLUTE MAXIMUM RATINGS*

Input Voltage (Pins 19 or 20 to V_{EE}) -3 V to +300 mV Storage Temperature Range $\dots -65^{\circ}C$ to $+150^{\circ}C$ Ambient Temperature Range

Lead Temperature (Soldering 60 sec) +300°C

PIN CONFIGURATION

20-Pin Ceramic DIP (D) Package



*PINS 6 AND 18 ARE DIGITAL SUBSTRATE AND SHOULD BE CONNECTED

TO PINS 7 AND 15, WHICH ARE DIGITAL V_{EE}.
PIN 10 IS ANALOG SUBSTRATE AND SHOULD BE CONNECTED TO PIN 9, WHICH IS ANALOG VEE.

^{*}A stress beyond any absolute maximum rating may cause permanent damage to the device. An absolute maximum rating is a stress rating only; functional operation of the device at or beyond an absolute maximum rating is not implied. Exposure to any absolute maximum rating condition for an extended period may adversely affect device reliability.

AD805

THEORY OF OPERATION

The AD805 (patented) is a phase-locked loop circuit for recovery of clock from an NRZ-encoded data stream. Figure 1 is a block diagram of the device shown with an external VCXO. Note that the AD805 employs a voltage controlled phase shifter (VCPS). This element implements the zero that is required to stabilize any second-order loop, but places it in the feedback path so that the zero does not appear in the closed-loop transfer function. Jitter peaking in conventional PLLs is caused by the presence of this zero in the closed-loop transfer function, and the AD805, therefore, is free of this problem.

Placing the zero in the feedback path results in a number of other advantages: the closed-loop bandwidth (which controls jitter filtering) and the loop transmission crossover frequency (which controls acquisition) can be very different. That is, the AD805's architecture simultaneously accommodates exceptionally low closed-loop bandwidths for good jitter filtering and large crossover frequencies needed for rapid acquisition. The AD805 thus typically acquires in 40 bit periods while possessing a closed-loop bandwidth that is only 100 ppm of the bit rate.

Jitter caused by variations in data transition density (pattern jitter) is virtually eliminated by the use of a new phase detector (patented). Briefly, the measurement of zero phase error does not cause the VCXO phase to increase above the average run

rate set by the data frequency. The peak-to-peak pattern jitter created by a 27-1 pseudorandom code is less than one-half degree, and is not detectable against the random background jitter of approximately 2° rms.

The bandwidth of the AD805 is mask-programmable. The nominal closed-loop bandwidth and crossover frequency are chosen to be compatible with the requirements of a wide variety of systems, such as those conforming to SONET OC-3 specifications. Contact the factory for other requirements.




Figure 1. FJR PLL Block Diagram

PIN CONFIGURATIONS

FEATURES

Full-Scale Measurement Range: ±50 g

Self-Test on Digital Command

Single Supply Operation: +5 V to +24 V

Output Range: 0.25 V to 4.75 V

Accuracy of Span: 8% over -55°C to +125°C

Uncommitted Output Amplifier for Custom Scaling

and Zero-g Level Adjustment

Programmable Bandwidth: DC up to 1 kHz

Additional Filtering: 2-Pole with External Passive Components

High Shock Survival: >2000 g Unpowered

APPLICATIONS

Crash Detection for Airbag Deployment and Seatbelt
Retraction


Vibration Analysis and Cancellation

Measurement, Characterization and Instrumentation e.g., Crash Dummies

GENERAL DESCRIPTION

The ADXL50 is a monolithic accelerometer which combines a polysilicon micromachined sensor with signal conditioning and signal processing circuitry. It is capable of measuring both positive and negative acceleration in the ± 50 g range, offering a bandwidth of dc up to 1 kHz.

The ADXL50 uses a capacitive measurement scheme. The analog output is directly proportional to acceleration, and is fully




scaled, referenced and temperature compensated resulting in high accuracy and linearity over the automotive temperature range.

A digitally commandable self-test allows the sensor beam to be electrostatically deflected at any time, producing an output voltage which corresponds to the -50 g output of a healthy sensor beam.

*Patents pending.

FUNCTIONAL BLOCK DIAGRAM



This information applies to a product under development. Its characteristics and specifications are subject to change without notice.

Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

ADXL50 — SPECIFICATIONS ($T_A = +25^{\circ}C$ and $V_S = +5$ V, unless otherwise noted.)

Parameter	Test Conditions	Min	Тур	Max	Units	
INPUT	CHIN		Too and to	W mer Salt		
Measurement Range ¹	T _{MIN} to T _{MAX}	-50	The second secon	+50	g	
Transverse Sensitivity	T _{MIN} to T _{MAX}			2	%	
PREAMPLIFIER						
Zero-g Output Sensitivity	Applied Acceleration = 0 g	1.75	1.80	1.85	V mV/g	
Full-Scale Output Span	Applied Acceleration = -50 g to $+50 \text{ g}$	0.8	beseumo	2.80	V	
Output at Self-Test ²	Pin 7 = "High"	V #24 V	0.80	annoù vicou	V	
Voltage Noise ⁶	At Bandwidth = 0.3 kHz		±0.33	Range: 0.25	% FS	
T1990 5	At Bandwidth = 1.0 kHz	1 to +125°C	±0.6	8 :neo3 to v	% FS	
UNCOMMITTED AMPLIFIER	Scaling South	moteu0 w		attied Outpu	Uncomb	
Input Offset Voltage	T _{MIN} to T _{MAX}	-	Inemiteuib	±10	mV	
Input Bias Current	T _{MIN} to T _{MAX}	ACT LANG	width: DC up	balo oldera	nA	
Open-Loop Gain	10	100	drive elog-5	ai Filtering:	dB	
Output Swing	No Output Load	0.10		V _s -0.1	V.	
Output Swing	Output Current = 100 μA	0.25	>2000 g Uh	4.75	V	
Capacitive Load	K/AMERICAN AND AND AND AND AND AND AND AND AND A			1000	pF	
ACCURACY	ROTALUGUEN	osta filoperiy	urbag Deple	steethen for A	Crash D	
Initial Accuracy	OWN	2 1 4 1	5	noir	% FS	
Overall Accuracy of Span	T _{MIN} to T _{MAX}	rio	d Cancellat	n Analysis at	% FS	
LINEARITY		nd institute	a neimzita?:	ment, Chara	Moneyer	
Overall Linearity	T _{MIN} to T _{MAX}		0.5	resh Dunni	% FS	
FREQUENCY RESPONSE			1			
Bandwidth ³	$C_1 = 25 \text{ nF (See Figure 1)}$		1 120	ILABITICALI.	kHz	
Resonant Frequency ⁴	statistics a localco, referenced and temper	o flohtw tota	22	luonom a at us	kHz	
REFERENCE	both posi- renge.	of measuring	stelanon si al	untirrovio prin	evern larre	
Output Voltage	Tring and a resident	2 205		3.405	V	
Output Voltage Drift	T _{MIN} to T _{MAX}	aro esguna a	- E	50	ppm/°C	
Power Supply Rejection (DC)	a in paguellan Alicaliteachara	60		AS ASSESSED AS	dB	
Output Current	The ana- age which concesponds to the	ment scheme	innesenn synt	500	μΑ	
POWER SUPPLY	M800 VALUE 22 E	NEW THEIR PROPERTY	136 134 1616/1471	CHANGE STREET,	AL TERMINAL SE	
Operating Voltage ⁵		+4.75	+5	+5.25	Vitable'	
Quiescent Supply Current	CTIONAL BLOCK DIAGRAM	MUTS.	10	13	mA	
TEMPERATURE			- STANDARD STANDARD			
Operating Range	T _{MIN} to T _{MAX}	-55		+125	°C	
PACKAGE	Metal Can	1	ADXL50H	30		
PACKAGE TRACTER (8)	Side Brazed Ceramic	THE REST	ADXL50H			
	Side Brazed Ceramic	-	MUNLOUD	V		

NOTES

Specifications subject to change without notice.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice.

Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

¹Positive acceleration, causing the output of the preamplifier to rise, is defined as follows: Header Package: acceleration in the plane of Pins 5 and 10, towards Pin 10. Pin 10 is identified by the metal tab (see "PIN CONFIGURATIONS" diagram). Ceramic Package: acceleration in the plane of the package, towards the end of the package containing the notch.

²Applying +5 V to the self-test input has an effect on the acceleration sensing element equivalent to applying an acceleration of -50 g to the ADXL50.

³The bandwidth is user-programmable, and set by an external capacitor (C_1 in Figure 1). $C_1 = 25$ nF sets the -3 dB point at 1 kHz, the maximum recom-

mended measurement frequency. The bandwidth is inversely proportional to C₁.

With the bandwidth set at the recommended maximum (i.e., 1 kHz), the beam resonant frequency produces a peak at 3× below the passband signal level.

The ADXL50 is guaranteed to meet the above specifications operating from a supply of +5 V ± 5%. It will continue to operate, and will suffer no permanent damage, from a supply as high as +24 V (see "Absolute Maximum Ratings").

⁶A noise reduction capacitor, C_N = 16 nF, must be connected from Pin 4 to ground.

ABSOLUTE MAXIMUM RATINGS*

Acceleration (Any Axis)	2000 g
+V _s	+24 V
Output Short Circuit Duration	definite
Operating Temperature55°C to	+125°C
Storage Temperature65°C to	+150°C

PIN DESIGNATIONS Issues and sould form visitories or base level


10-Pin Metal Can


Pin	Function 1 + or villaresmi horasanco si tuqui gair evnino
1	+V _s +V _s +V -V +V
2	Demod Cap, C1
3	Demod Cap, C1
4	Noise Reduction Cap, C ₂
5	Ground one meeting and bluedle Alexander and a series and
6	V _{REF} Out
7	Self-Test Input
8	Pre-Amp Output
9	Uncommitted Amp Output
10	Uncommitted Amp V _I -
(8)	125 x R ₁

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

14-Pin Ceramic Commission of the best common authorisement from best to

Pin	Function
1	NC2 additional flexibility, the ACCESS of the sale based on the NC2
2	t emplifier for user programming of the output zerol levi
3	Demod Cap, C ₁ Demod Cap, C ₁
4	Demod Cap, C ₁
5	ROLE TO BE AND LONG SHOULD WITE TREETED OF THE TREET WITE LANGUAGE.
6	Noise Reduction Cap, C ₂
7	
8	NC.
9	VREE Out where a most known as no Oc. IXCIA a
10	Self-Test Input Indianal systems of discount and or at b
11	Pre-Amp Output
12	Uncommitted Amp Output
13	Uncommitted Amp Vi-
14	$+V_S$
	ALF TEST FEATURE





NOTES

¹The case of the metal can package is connected to Pin 5, Ground.

²"NC" designates that the pin is unconnected internally.

³The lid of the side brazed ceramic package is connected to Pin 7, Ground.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

ADXL50 PRODUCT DESCRIPTION

The ADXL50's novel architecture merges surface micromachined polysilicon with BiMOS circuitry and laser wafer-trimmed thin-film resistors. The sensor is a differential capacitor so it is inherently stable over temperature. Analog's expertise in signal conditioning, along with the large portfolio of proven BiMOS circuits, allow the ADXL50 to be fully scaled, referenced and temperature compensated. No external active components are required to interface directly to an ADC.

For additional flexibility, the ADXL50 has an uncommitted output amplifier for user programming of the output zero-g level, scaling, and filtering. The output span of the ADXL50's preamp is 1.8 V ± 1.0 V at ± 50 g. The uncommitted output amplifier allows the user to adjust the zero-g level and output span (up to 0.25 V to 4.75 V) by adding external resistors. External capacitors may be added to the resistor network for 1 or 2 poles of filtering.

The ADXL50 can be powered from a standard +5 V supply and is robust enough to survive harsh automotive conditions and shocks of more than 2000 g unpowered. The structure of the ADXL50 is intrinsically more stable over temperature than piezoelectric or piezoresistive techniques.

SELF TEST FEATURE

The ADXL50 employs on-chip test circuits for a self-test at any time. The tight mechanical spacings on the sensor allow electrostatic manipulation of the beam structure with a +5 V supply. With a digital input to begin the ADXL50's self-test, the beam is deflected in a controlled manner resulting in an output which is within 5% of the specified negative full-scale output.

APPLICATIONS

AMPLIFYING AND OFFSET SHIFTING THE PREAMP SIGNAL

The unconditioned output of the ADXL50's preamplifier is 1.8~V at 0 g acceleration with a span of $\pm 1.0~V$ for $\pm 50~g$ input, i.e., 20~mV/g. An uncommitted output amplifier has been included on the chip to enhance the user's ability to offset the 0 g level and to amplify and filter the signal. In Figure 1, it can be seen that access is provided to the inverting input and the output of this amplifier via Pins 10 and 9, respectively, while the noninverting input is connected internally to +1.8~V, which is derived from the on-chip 3.4~V reference.

The scaling factor in the configuration shown is given by $-R_3/R_1$ (since the amplifier is in inverter mode) and the offset is provided by R_2 . Therefore, if the span desired is ± 2.25 V for the ± 50 g input, then R_3/R_1 should be chosen such that

$$\frac{R_3}{R_1} = \frac{V_0 \, span}{V_{PR} \, span} = \frac{2.25}{1.0} \tag{1}$$

where V_{PR} span is the output from the preamplifier and V_{O} span is the uncommitted amplifier's output, giving

$$R_3 = 2.25 \times R_1$$
 (2)

 R_2 can then be found from the following equation, derived from standard amplifier theory:

$$R_2 = \frac{1.8 \times R_3}{V_{o0} - 1.8} \tag{3}$$

where Voo is the desired 0 g output level.




Figure 1. Connections to Be Made to the ADXL50 to Provide an Analog Signal of 0.25 V to 4.75 V, with a Bandwidth of 1 kHz

This information applies to a product under development. Its characteristics and specifications are subject to change without notice.

Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

A general transfer function for the circuit, given by the resistor configuration shown, is:

$$V_O = (1.8 - V_{PR}) \frac{R_3}{R_1} + 1.8 \left(1 + \frac{R_3}{R_2}\right)$$

which for the resistor values given reduces to:

$$V_O = (1.8 - V_{PR}) 2.25 + 2.50$$

FILTERING THE PREAMP SIGNAL

The uncommitted output amplifier can also be used to filter the signal, if more filtering is required than the 1 pole inherently provided at 1 kHz by the 25 nF demodulation capacitor. The circuit shown in Figure 2, which gives a gain of 3.94, provides an extra 3 poles of filtering at 200 Hz, without using any external active components.

ADXL FAMILY

Analog Devices' ADXL family of accelerometers provides a fully conditioned analog output voltage proportional to acceleration. The family is expected to include accelerometers with measurement ranges from ± 2 g up to ± 500 g. There are products planned with dual axis and redundant sensing.

The product features of the ADXL series make them ideal for automotive applications such as crash detection/airbag deployment, antilock brake systems, active suspension, and vibration analysis and suppression.

REDUNDANCY

Multiple sensors on the same IC are possible with the ADXL50's architecture due to the small size of the sensor itself and the high density of the BiMOS circuitry. Monolithic dual axis accelerometers can be made by placing the sensors orthogonally on the die. Some sharing of the support circuitry will provide even greater economic value.




Figure 2. Using the Uncommitted Output Amplifier to Provide an Extra 2 Poles of Filtering, with a Gain of 3.94

L

+2.5 V, then R, could be set at 100 kΩ. From Equation Z, 2 = 225 kΩ, and using Equation 3, R₂ = 579 kΩ.

A general transfer function for the circuit, given by the resistor configuration shown, is:

$$V_O = (1.8 + V_{PB}) \frac{R_1}{R_1} + 1.8 \left(1 + \frac{R_2}{R_2}\right)$$

which for the resistor velues given reduces to:

$$V_0 = (1.8 - V_{PR}) 2.25 + 2.59$$

OR THE PREAMP SIGNAL


The uncoemitted output susplifier can also be used to filter the signal, if more filtering is required than the 1 gole inherently provided at 1 kHz by the 25 nF damodulation capacitor. The circuit shown in Figure 2, which gives a gain of 3.94, moratics an extra 3 poles of filtering at 200 Hz, without using the extra mail active components.

Analog Deriver ALLAL, namely or sceneralized provides a fully conditioned analog output voltage proportional to acceleration. The family is expected to include accelerameters with measurement ranger from 2.2 g up to ±500 g. There are products olarned with dual axis and redundant sensing.

The product features of the ADXI, series make them ideal for misomotive applications such as cresh detection/sirbag deploynear, antilock brake systems, active auspension, and vibration malysis and suppression.

ROUNDAMOR

Multiple sensors of the same IC are possible with the ADXL50's architecture due to the small size of the sensor itself and the mich delicity of the BiMOS circuity. Monolithic dual axis accelescences can be made by placing the sensors arthogonally on the die, Some sharing of the support circuity will provide even unested of country value.



Seems 2 Using the Uncommitted Output Amplifier to Provide an Extre 2 Poles of Filtering, with a Gain of 3.94

This information applies to a product under development, fit characteristics and specifications are subject to change without indication Cavides assumes no obligation regarding future manufacture unless otherwise agreed to in writing.



Monolithic Peak Detector with Reset-and-Hold Mode

PKD-01

FEATURES

Monolithic Design for Reliability and Low Cost	
High Slew Rate	0.5V/μs
Low Droop Rate	
T _A = 25° C 0	.1mV/ms
T _A = 125° C	10mV/ms
Low Zero-Scale Error	

- Digitally Selected Hold and Reset Modes
- Reset to Positive or Negative Voltage Levels
- Logic Signals TTL and CMOS Compatible
- Uncommitted Comparator on Chip
- Available in Die Form

ORDERING INFORMATION†

25° C V _{ZS} Vm (mV)		PACK	AGE	OPERATING
		14-PIN DUAL-IN-L HERMETIC*	PLASTIC	TEMPERATURE
An	4	PKD01AY*		MIL -
	4 7	PKD01EY PKD01FY	- 011	IND IND
	W 4	— <u>ac</u> or	PKD01EP	COM
	7		PKD01FP	COM

- For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.
- † Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.

GENERAL DESCRIPTION

The PKD-01 tracks an analog input signal until a maximum amplitude is reached. The maximum value is then retained as a peak voltage on a hold capacitor. Being a monolithic circuit, the PKD-01 offers significant performance and package density advantages over hybrid modules and discrete designs without sacrificing system versatility. The matching characteristics attained in a monolithic circuit provide inherent advantages when charge injection and droop rate error reduction are primary goals.


Innovative design techniques maximize the advantages of monolithic technology. Transconductance (g_m) amplifiers were chosen over conventional voltage amplifier circuit building blocks. The " g_m " amplifiers simplify internal frequency compensation, minimize acquisition time and maximize circuit accuracy. Their outputs are easily switched by low glitch current steering circuits. The steered outputs are clamped to reduce charge injection errors upon entering the hold mode or exiting the reset mode. The inherently low zero-scale error is reduced further by active "Zener-Zap" trimming to optimize overall accuracy.

The output buffer amplifier features an FET input stage to reduce droop rate error during lengthy peak hold periods. A bias current cancellation circuit minimizes droop error at high ambient temperatures.


Through the DET control pin, new peaks may either be detected or ignored. Detected peaks are presented as positive output levels. Positive or negative peaks may be detected without additional active circuits since amplifier A can operate as an inverting or noninverting gain stage.

An uncommitted comparator provides many application options. Status indication and logic shaping/shifting are typical examples.

PIN CONNECTIONS



FUNCTIONAL DIAGRAM



PKD-011eQ ylse9 pidrilonoM

ABSOLUTE MAXIMUM RATINGS (Note 1) Supply Voltage ±18V
Input Voltage Equal to Supply Voltage
Logic and Logic Ground
Voltage Equal to Supply Voltage
Output Short-Circuit Duration Indefinite
Amplifier A or B Differential Input Voltage ±24V
Comparator Differential Input Voltage ±24V
Comparator Output Voltage spen to evillao 9 alevel highly ov
Equal to Positive Supply Voltage
Hold Capacitor Short-Circuit Duration Indefinite
Lead Temperature (Soldering, 60 sec)
Storage Temperature Range
PKD-01AY, PKD-01EY, PKD-01FY65°C to +150°C
PKD-01EP, PKD-01FP65°C to +125°C

Operating Temperature PKD-01AY			
PKD-01EY, PKD-01F PKD-01EP, PKD-01F Junction Temperature	0°C	C to +70°C	
PACKAGE TYPE	Θ _{jA} (Note 2)	Θ _{IC}	UNITS
14-Pin Hermetic DIP (Y)	99	12	°C/W
14-Pin Plastic DIP (P)	76	33	°C/W

- Absolute maximum ratings apply to both DICE and packaged parts, unless otherwise noted.
- 2. Θ_{iA} is specified for worst case mounting conditions, i.e., Θ_{iA} is specified for device in socket for CerDIP and P-DIP packages.

ELECTRICAL CHARACTERISTICS at $V_S = \pm 15V$, $C_H = 1000 pF$, $T_A = 25 °C$.

			PKD-01F					
PARAMETER	SYMBOL	CONDITIONS	PKD-01/ MIN TYP	MAX	MIN	PKD-01	MAX	UNITS
'gm" AMPLIFIERS A, B	T	uo essos (st. Tuestuo	har-contribution and the contribution	Water Halin	2514.30			A KOLL THE CASE OF A COLL ACTION
Zero-Scale Error	Vzs	3 M-(1)	_ 2	4	na sector of the Liter	3	.7	mV
Input Offset Voltage	Vos		— рымая 2	3	DITEASTIC	3	6	(Ven) mV
Input Bias Current	IB	0 MH 5	— 80	150	-	80	250	nA
Input Offset Current	Ios	the state of the s	- ^{Old} 20	40	_	20	75	nA.
Voltage Gain	A _V	$R_L = 10k\Omega$, $V_O = \pm 10V$	18 25	-	чатоджа 10	25	-	⊌ V/mV
Open-Loop Bandwidth	BW	A _V = 1	MOO 0.4	B-GTE-	PKD01PP compliance to MIL	0.4	processe	MHz
Common-Mode Rejection Ratio	CMRR	$-10V \le V_{CM} \le +10V$	80 90	ignisi is	Jeerte also 12 Jeubni pas 1274 o	90	togi Ruen silgs -a v	number, Go Blyum-in is a
Power Supply Rejection Ratio	PSRR	$\pm 9V \le V_{\hat{S}} \le \pm 18V$	86 96	-	76	96	-	dB
Input Voltage Range	V _{CM}	(Note 1)	±10 ±11	_	±10	±11	DESC.	JARBA V
Slew Rate	SR		mumbam 8 0.51	u lar -e	ia tuqni go l ar	0.5	l F ack	V/μs
Feedthrough Error	3	$\Delta V_{IN} = 20V$, DET = 1, RST = 0, (Note 1)	66 80	al aude	66	80	dosens	dB
Acquisition Time to 0.1% Accuracy	taq	20V Step, A _{VCL} = +1, (Note 1)	ndPpackage den-	70	cant performa	41	21970	re-doly us
Acquisition Time to 0.01% Accuracy	t _{aq}	20V Step, A _{VCL} = +1, (Note 1)	-parado aretoak -parad o paid 45 ₈					
OMPARATOR			mananan suayon	g 21US	NO OMBIONOR	11 11 11	DSINE	ensincs en
Input Offset Voltage	Vos	datab	- 0.5	1.5	els:	no vitu	3	mV
Input Bias Current	IB		– 700	1000	entirene un trai	700	1000	nA
Input Offset Current	Ios	No. of the last of	sanitikarna 75	300	irensconduc	75	300	nA.
Voltage Gain	Av	2kΩ Pull-up Resistor to 5V	thionic 5 eff. 7.5	ng a	lov Innoi3.5	7.5	avo Tis	VmV chose
Common-Mode Rejection Ratio	CMRR	$-10V \le V_{CM} \le +10V$	82 106	ia era iupoa	82	106	locks, compe	dB
Power Supply Rejection Ratio	PSRR	±9V ≤ V _S ≤ ±18V	76 90	_	igho hed 76	90	s fluorita	dB
Input Voltage Range	V _{CM}	(Note 1)	±11.5 ±12.5	0119-0	0.000 n ±11.5	±12.5	oen o t b	va clamper
IOTEO.			a inherentivious	NT AL	the result more	CONTRACT	to abo	and blent an

NOTES:

- 1. Guaranteed by design.
- 2. Due to limited production test times, the droop current corresponds to junction temperature (T_j) . The droop current vs. time (after power-on) curve clarifies this point. Since most devices (in use) are on for more than 1 second, PMI specifies droop rate for ambient temperature (T_A) also. The

warmed-up (TA) droop current specification is correlated to the junction $temperature\,(T_j)\,value.\,PMI\,has\,a\,droop\,current\,cancellation\,circuit\,which$ minimizes droop current at high temperature. Ambient (T_A) temperature specifications are not subject to production testing. 3. DET = 1, RST = 0.899 y/lightel grittub totto etc. que

ELECTRICAL CHARACTERISTICS at V_S = ±15V, C_H = 1000pF, T_A = 25°C. (Continued) Table on V310-0019 (V310-0019)

310-01	45	P(CD-01A/E	PI	PKD-01A/E			PKD-01F			
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS	
Low Output Voltage	V _{OL}	I _{SINK} ≤ 5mA, Logic GND = 0V	-0.2	0.15	0.4	-0.2	0.15	0.4	Vol Offset Du	
"OFF" Output Leakage Current	IL 8.8	V _{OUT} = 5V	<u>ve</u>	25	2KG P 180 P 80		25	80	μA	
Output Short- Circuit Current	I _{sc}	V _{OUT} = 5V	7		45	7	12	45	mA	
Response Time	t _S	5mV Overdrive, (Note 3) 2kΩ Pull-up Resistor to 5V	_	150	(1 stol/)	PERR	150		losection Ratio 80 pur Voltaga R	
DIGITAL INPUTS-RST, DET	See Note 3	-0.2 0.16 0+	V0 = 0	mili bigo	I _{EBRK} ≤ 5mA, L	Vot		lage -	ow Output Vol	
Logic "1" Input Voltage	V _H	100 10	2	_	√0 =V	2	_	_	VF" Output	
Logic "0" Input Voltage	VL				0.8			0.8	٧	
Logic "1" Input Current	I _{INH}	V _H = 3.5V		0.02	V1 = YUSV	- ael	0.02	1	nemuO siu µA	
Logic "0" Input Current	I _{INL}	V _L = 0.4V	_	1.6	awirb 10,0 Vmd	-	1.6	10	μА	
MISCELLANEOUS		0/3	As	al sofals	all quillus (bis					
Droop Rate	V _{DR}	T _j = 25°C, T _A = 25°C (See Note 2)	=	0.01	0.07 0.15	V _{IR}	0.01	0.1	mV/ms	
Output Voltage Swing: Amplifier C	V _{OP}	DET = 1° 0 R _L = 2.5k S0.0	±11.5	±12.5	$\overline{V}_{R} = 3.5 \overline{V}$	±11	±12		Vic "1" Input	
Short-Circuit Current: 6.5 Amplifier C	I _{sc}	- 2.5 ts	7	15	VN.0 = 3V 40	7.590	15		Amelia NEO	
Switch Aperture Time	tap		-70	75	T _i = Max-Oper	_	75	_	ns	
Switch Switching Time	ts	- 2.4 20	<u>-a</u> m	50	TA = Maix. Oper	_RGV	50	_	ns	
Slew Rate: Amplifier C	SR	R _L = 2.5k	_	2.5		<u>-</u>	2.5	:pares	V/µs	
Power Supply Current	Isy	No Load		5	7 7	_90 ⁹	6	9	O mall mA	


ELECTRICAL CHARACTERISTICS at $V_S = \pm 15 \text{V}$, $C_H = 1000 \text{pF}$, $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for PKD-01AY, $-25^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for PKD-01EY, PKD-01FY and $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ for PKD-01EP, PKD-01FP.

			PI	(D-01/	A/E brolle	F	KD-01	F	
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
"g _m " AMPLIFIERS A, B			of shappan	mont fre	asuo aonsis ai	dr. mamil to		by costs	Costanios Contracte
Zero-Scale Error	V _{ZS}		(no-rewron)	4	nit av7 monu	ni - droup c	6	12	Vmrehen terr
Input Offset Voltage	Vos		werth examin	3	6 800	e most day	5	10	mV
Average Input Offset Drift	TCVos	(Note 1)	noitha <u>el</u> er doine hao		-24	olijosqu tr is a droop c		-24	μV/°C
Input Bias Current	IB		shedana <u>c</u> m	160	250	i <u>ph</u> temper	160	500	nA
Input Offset Current	Ios		_	30	100	puborq us	30	150	en i nA
Voltage Gain	A _V	$R_L = 10k\Omega$, $V_O = \pm 10V$	7.5	9	-	5	9	_	V/mV
Common-Mode Rejection Ratio	CMRR	$-10V \le V_{CM} \le +10V$	74	82	1	72	80	_	dB
Power Supply Rejection Ratio	PSRR	$\pm 9V \le V_{\tilde{S}} \le \pm 18V$	80	90		70	90	-	dB
Input Voltage Range	V _{CM}	(Note 1)	±10	±11	- 1	±10	±11	_	V
Slew Rate	SR			0.4	_		0.4	_	V/µs
Acquisition Time to 0.1% Accuracy	taq	20V Step, A _{VCL} = +1, (Note 1)	A. (2)-1	60	-	-	60	-	μS
COMPARATOR									
Input Offset Voltage	Vos			2	2.5		2	5	mV
Average Input Offset Drift	TCVos	(Note 1)		-4	-6	_	-4	-6	μV/°C
Input Bias Current	IB			1000	2000	_	1100	2000	nA

PKD-01

ELECTRICAL CHARACTERISTICS at $V_S = \pm 15V$, $C_H = 1000 pF$, $-55^{\circ}C \le T_A \le +125^{\circ}C$ for PKD-01AY, $-25^{\circ}C \le T_A \le +85^{\circ}C$ for PKD-01EY, PKD-01FY and $0^{\circ}C \le T_A \le +70^{\circ}C$ for PKD-01EP, PKD-01FP. *Continued*

	PKD-0	PND-D1A/E PN				(D-01			PKD-0		
PARAMETER XAM	SYMB	OL CONDITIO	ONS	39184	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
nput Offset Current	Ios	1- 1-0	87.0	9:0-	VI) = 01	100	600	1	100	600	nA Cuttout
oltage Gain	A _V	2kΩ Pull-u	p Resistor	to 5V	4	6.5	VE and	2.5	6.5	1	V/mV
Common-Mode Rejection Ratio	CMRF	-10V ≤ V _C	M ≤ +10V		80	100	V0 =	80	92	-	dB
Power Supply Rejection Ratio	PSRR	±9V ≤ V _S ≤	≤±18V		72	82	avhbrayO Vm	72	86	-	dB
nput Voltage Range	V _{CM}	(Note 1)	000		±11	2) 119 <u>74</u> ()	en qu <u>al</u> us no	5 ±11	_		V
ow Output Voltage	V _{OL}	I _{SINK} ≤ 5m	A, Logic G	ND = 0V	-0.2	0.15	0.4	-0.2	0.15	0.4	UTUM JATTY
OFF" Output Leakage Current	- 16 8	V _{OUT} = 5V		g	_	25	100		100	180	μΑ
Output Short- Circuit Current	so,o I _{sc}	V _{OUT} = 5V	0.02		6	10	45	9 6	10	45	mA
Response Time	ts	5mV Overd	drive, p Resistor	to 5V		200	VA.0 = 3	V	200	at Curren	ns
DIGITAL INPUTS-RST, I	DET (See No		A 101.7				20.000	7	7 - 17 - 1		
Logic "1" Input Voltage	V _H	di.	6 80.0		2	eloid s	(3e) (3e)	2	3 ^N _	_	V
Logic "0" Input Voltage	V _L					_	0.8	ā -	_	0.8	sasted treet.V
Logic "1" Input Current	I _{INH}	V _H = 3.5V	15 (SF 2	0.17 %		0.02	48.5=	B _9	0.02	1	μΑ
Logic "0" Input Current	I _{INL}	V _L = 0.4V				2.5	15	_	2.5	15	μΑ
MISCELLANEOUS	01	00	01						201		D reinigina
Droop Rate	V _{DR}		Operating T Operating Note 2)		=	1.2 2.4	10 20	=	3 6	15 20	mV/ms
Output Voltage Swing: Amplifier C	V _{OP}	R _L = 2.5k	8.9		±11	±12	Head to	±10.5	±12	Caurent	Vwer Supply
Short-Circuit Current: Amplifier C	I _{sc}				6	12	40	6	12	40	mA
Switch Aperture Time	tap	°C for PKO-6	A = +125	10pF, -55°C ≤ 7	$301 = \frac{100}{100}$	75	eV is suit	TERRO	75	10142 <u>1</u> 17	ns
Slew Rate: Amplifier C	SR	$R_L = 2.5k$		Parter	אין בור, ריא	2	NO DEFE	VIN OF	2	Tu-man	V/µs
Power Supply Current	I _{SY}	No Load	31230.0	360	-	5.5	8	_	6.5	10	mA
NOTES: 1. Guaranteed by desig 2. Due to limited produ- junction temperature curve clarifies this po 1 second, PMI specifi warmed-up (T _A) droc temperature (T _I) valu	uction test ti e (T _j). The coint. Since m ies droop rat op current s e. PMI has a	mes, the droop droop current vs lost devices (in u te for ambient ter pecification is co droop current ca	current cor i. time (afte se) are on fo inperature (prelated to incellation of	er power-on) or more than T _A) also. The the junction circuit which							
minimizes droop cur				temperature							
specifications are no $\overline{DET} = 1$, RST = 0.	a subject to	production testil	ng.								
							e 10kO, Vo				
	05 S										
											ppt Offset vi



- 1. RST (RESET CONTROL)
- 2. V+
- 3. OUTPUT
- 4. CH (HOLD CAPACITOR)
- 5. INVERTING INPUT (A)
- 6. NONINVERTING INPUT (A)
- 8. NONINVERTING INPUT (B)
- 9. INVERTING INPUT (B)
- 10. COMPARATOR NONINVERTING INPUT
- 11. COMPARATOR INVERTING INPUT
- 12. COMPARATOR OUTPUT
- 13. LOGIC GROUND
- 14. DET (PEAK DETECT CONTROL)
 - A,B (A) NULL

C,D (B) NULL

DIE SIZE 0.101×0.091 inch, 9191 sq. mils $(2.565 \times 2.311$ mm, 5.93 sq mm)

WAFER TEST LIMITS at $V_S = \pm 15V$, $C_H = 1000 pF$, $T_A = 25^{\circ} C$.

PARAMETER -9			CONDITIONS	ime (after power-on) jure on formore then			enutaregmet notional
"g _m " AMPLIFIERS A, B	blely used blei	iv lareton box	abantam videassa in eao	mits shown Due to verteil	ill est or eriore	unious to him	Hardring tests are surface
Zero-Scale Error	seus tol sigmae	V _{ZS}	based on dice lot qualifica	ia negotiate specifications	crotost floenou	ox 7 sor dice, C	mV MAX
Input Offset Voltage		Vos				6	mV MAX
Input Bias Current	ente sasinu	JB SE WI	$V_i C_H = 1000 pF$, and	ert = av ta Bolfeli	RSTOARA!	250	nA MAX
Input Offset Current	KD-01H	los				75	nA MAX
Voltage Gain	TYPRICAL	Av	$R_L = 10k\Omega$, $V_O = \pm 10V$	COMOTTONIO	TOUSTAS	10	V/mV MIN
Common-Mode Rejection Ratio	8.0	CMRR	$-10V \le V_{CM} \le +10V$		RB	74	dB MIN
Power Supply Rejection Ratio	73	PSRR		0.1% Appuredy, 20V ato	37	76	dB MIN
Input Voltage Range		V _{CM}	(Note 1)			±11.5	V MIN
Feedthrough Error			$\Delta V_{IN} = 20V, \overline{DET} = 1, F$	RST = 0, (Note 1)		66	dB MIN
COMPARATOR	037		V2+x				Response Time
Input Offset Voltage		Vos				3	mV MAX
Input Bias Current	75	IB			gel	1000	emiT etuletega nA MAX
Input Offset Current	0.0	Ios			B ¹	300	nA MAX
Voltage Gain	2.5	A _V	2kΩ Pull-up Resistor	to 5V, (Note 1)	SER	3.5	V/mV MIN
Common-Mode Rejection Ratio		CMRR	$-10V \le V_{CM} \le +10V$			82	dB MIN
Power Supply Rejection Ratio		PSRR	$\pm 9V \le V_S \le \pm 18V$			76	dB MIN
Input Voltage Range		V _{CM}	(Note 1)			±11.5	V MIN
Low Output Voltage		V _{OL}	I _{SINK} ≤ 5mA, Logic GI	ND = 5V		0.4 -0.2	V MAX V MIN
"OFF" Output Leakage Current		IL	V _{OUT} = 5V			80	μΑ ΜΑΧ
Output Short- Circuit Current		I _{sc}	V _{OUT} = 5V			45 7	mA MAX mA MIN

NOTES

- 1. Guaranteed by design.
- Due to limited production test times, the droop current corresponds to junction temperature (Tj). The droop current vs. time (after power-on) curve clarifies this point. Since most devices (in use) are on for more than 1 second, PMI specifies droop rate for ambient temperature (T_A) also. The

warmed-up (T_A) droop current specification is correlated to the junction temperature (T_j) value. PMI has a droop current cancellation circuit which minimizes droop current at high temperature. Ambient (T_A) temperature specifications are not subject to production testing.

3. DET = 1, RST = 0.

PKD-01

WAFER TEST LIMITS at $V_S = \pm 15V$, $C_H = 1000 pF$, $T_A = 25^{\circ} C$. (Continued)

PARAMETER	SYMBOL	CONDITIONS	PKD-01N LIMIT	UNITS
DIGITAL INPUTS-RST, DE	ET (See Note 3)	2. ¥+		14.41.41.49.6
Logic "1" Input Voltage	H. COMPHYIATOR INVE	2. OUTPUT	2	VMIN
Logic "0" Input Voltage	CHALLES VLOIGO 1 ST	E DIVERTIES GENTON	0.8	V MAX
Logic "1" Input Current	14. DET HAIDEK DETECT	V _H = 3.5V 1994) OMTERWANDOM .0	1	μΑ MAX
Logic "0" Input Current	LAUF (A) 8.A	V _L = 0.4V	10	μΑ ΜΑΧ
MISCELLANEOUS	22222 (10) 22 (10)	(-, 10 111 111 111 111 111 111 111 111 111	四州縣區市江	
Droop Rate	V _{DR}	T _j = 25°C, (See Note 2)	0.1 0.20	mV/ms MAX mV/ms MAX
Output Voltage Swing: Amplifier C	V _{OP}	R _L = 2.5k	±11	V MIN
Short-Circuit Current:	I _{sc}		40	mA MAX
Amplifier C	'SC		7	mA MIN
Power Supply Current	I _{SY}	No Load	9	mA MAX

NOTES:

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.

TYPICAL ELECTRICAL CHARACTERISTICS at V_S = ±15V, C_H = 1000pF, and T_A = 25°C, unless otherwise noted.

PARAMETER	76	SYMBOL	CONDITIONS VOLUME AVAILABLE AVAILABL	and the second second second second	D-01N YPICAL	Input Offset Gurrent STINU - Cale
"gm" AMPLIFIERS A, B	- distribution					Common Meda
Slew Rate	9.7	SR	A01+5™0A ≤ A01-	CMER	0.5	ομεΡισούο» V/μs
Acquisition Time	50"	ta	0.1% Accuracy, 20V step, A _{VCL} = 1, (Note 1)	9000	41	ylaqua rawr us
Acquisition Time		ta	0.01% Accuracy, 20V step, A _{VCL} = 1, (Note 1)		45	cital noticelan
COMPARATOR	\$11.6		(Note 1)	Усм		Input Voltage Range
Response Time	88		5mV Overdrive, 2kΩ Pull-up Resistor to +5V		150	Fredhirough Error on COMPARATOR
MISCELLANEOUS	8			V _{O8}		agericV test?O tugni
Switch Aperature Time	1000	tap		al.	75	fnerruD sala feqns
Switching Time	300	ts		lon	50	snews I Serve tuens
Buffer Slew Rate	3,5	SR	R _L = 2.5kΩs(tot), VE of notice (Qu-Hu-9 Ω X Q	yA.	2.5	nise ep.V/μs
	92					Common-Mode Rejection Ratio
XAM Am VIIM Am	45					


^{1.} Guaranteed by design.


Due to limited production test times, the droop current corresponds to junction temperature (T_j). The droop current vs. time (after power-on)
 curve clarifles this point. Since most devices (in use) are on for more than


¹ second, PMI specifies droop rate for ambient temperature (T_A) also. The warmed-up (T_A) droop current specification is correlated to the junction temperature (T_j) value. PMI has a droop current cancellation circuit which minimizes droop current at high temperatures. Ambient (T_A) temperature specifications are not subject to production testing.


3. DET = 1, RST = 0.


SUPPLY VOLTAGE +V AND -V (VOLTS)



















OUTPUT VOLTAGE SWING vs









SPECIAL FUNCTION COMPONENTS 7-39

REV. A

COMPARATOR OUTPUT RESPONSE TIME (2k Ω PULL-UP RESISTOR, T_A = +25°C) (2k Ω PULL-UP RESISTOR, T_A = +25°C)




COMPARATOR OUTPUT RESPONSE TIME




INPUT LOGIC RANGE vs SUPPLY VOLTAGE


TYPICAL PERFORMANCE CHARACTERISTICS




INPUT RANGE OF LOGIC




LOGIC INPUT CURRENT vs



SUPPLY CURRENT vs





HOLD MODE POWER SUPPLY





7-42 SPECIAL FUNCTION COMPONENTS


REV. A























The typical peak detector uses voltage amplifiers and a diode or an emitter follower to charge the hold capacitor, C_H , unidirectionally (Figure 1). The output impedance of A plus D_1 's dynamic impedance, r_d , make up the resistance which determines the feedback loop pole. The dynamic impedance

is
$$r_d = \frac{kT}{aL}$$
. I_d is the capacitor charging current.

The pole moves toward the origin of the S plane as I_d goes to zero. The pole movement in itself will not significantly lengthen the acquisition time since the pole is enclosed in the system feedback loop.

When the moving pole is considered with the typical frequency compensation of voltage amplifiers there is however, a loop stability problem. The necessary compensation can increase the required acquisition time. PMI's approach replaces the input voltage amplifier with a transconductance amplifier; Figure 2.

The PKD-01 transfer function can be reduced to:

$$\frac{V_{OUT}}{V_{IN}} = \frac{1}{1 + \frac{sC_H}{g_m} + \frac{1}{g_m R_{OUT}}} \approx \frac{1}{1 + \frac{sC_H}{g_m}}$$

Where: $q_m \approx 1 \mu A/mV$, $R_{OUT} \approx 20 M\Omega$

The diode in series with A's output (Figure 2) has no effect because it is a resistance in series with a current source. In addition to simplifying the system compensation, the input transconductance amplifier output current is switched by current steering. The steered output is clamped to reduce and match any charge injection.

Fig. 3 shows a simplified schematic of the reset "g_m" amplifier, B. In the track mode, Q_1 & Q_4 are ON and Q_2 & Q_3 are OFF. A current of 2I passes through D_1 , I is summed at "B" and passes through Q_1 , and is summed with $g_m V_{IN}$. The current sink can absorb only 3I, thus, the current passing through D_2 can only be: $2K-g_m V_{IN}$. The net current into the hold capacitor node then, is $g_m V_{IN}$ ($C_H = 2I - (2I - g_m V_{IN})$. The hold mode, Q_2 & Q_3 are ON while Q_1 & Q_4 are OFF. The net current into the top of D_1 is -I until D_3 turns ON. With Q_1 OFF, the bottom of D_2 is pulled up with a current I until D_4 turns ON, thus D_1 & D_2 are reverse biased by ≈ 0.6 V and charge injection is independent of input level.

The monolithic layout results in points A and B having equal nodal capacitance. In addition, matched diodes D_1 and D_2 have equal diffusion capacitance. When the transconductance amplifier outputs are switched open, points A and B are ramped equally but in opposite phase. Diode clamps D_3 and D_4 cause the swings to have equal amplitudes. The net charge injection (voltage change) at node C is therefore zero.

The peak transconductance amplifier, A, is shown in Figure 4. Unidirectional hold capacitor charging requires diode D_1 to be connected in series with the output. Upon entering the peak hold mode D_1 is reverse biased. The voltage clamp limits charge injection to approximately 1pC and the hold step to 0.6mV.

Minimizing acquisition time dictated a small C_H capacitance. A 1000pF value was selected. Droop rate was also minimized

current cancellation circuit further reduces droop current and minimizes the gate current's tendency to double for every 10°C temperature change.




Figure 1. Conventional Voltage Amplifier Peak Detector




Figure 2. Transconductance Amplifier Peak Detector




Figure 3. Transconductance Amplifier with Low Glitch Current Switch




Figure 4. Peak Detecting Transconductance Amplifier with Switched Output

APPLICATIONS INFORMATION

OPTIONAL OFFSET VOLTAGE ADJUSTMENT

Offset voltage is the primary zero scale error component since a variable voltage clamp limits voltage excursions at D_1 's anode and reduces charge injection. The PKD-01 circuit gain and operational mode (positive or negative peak detection) determine the applicable null circuit. Figures A through D are suggested circuits. Each circuit corrects amplifier C offset voltage error also.

A. NULLING GATED OUTPUT g_m AMPLIFIER A. Diode D₁ must be conducting to close the feedback circuit during




Figure A. V_{OS} Null Circuit for Unity Gain Positive Peak Detector




Figure C. Vos Null Circuit for Negative Peak Detector

amplifier A V_{OS} adjustment. Resistor network $R_A - R_C$ cause D_1 to conduct slightly. With DET = 0 and V_{IN} = 0V monitor the PKD-01 output. Adjust the null potentiometer until V_{OUT} = 0V. After adjustment, disconnect R_C from C_H .

B. NULLING GATED g_m **AMPLIFIER B.** Set amplifier B signal input to $V_{IN} = 0V$ and monitor the PKD-01 output. Set DET = 1, RST = 1 and adjust the null potentiometer for $V_{OUT} = 0V$. The circuit gain — inverting or noninverting — will determine which null circuit illustrated in Figures A through D is applicable.




Figure B. Vos Null Circuit for Differential Peak Detector




Figure D. V_{OS} Null Circuit for Positive Peak Detector With Gain

PKD-01

PEAK HOLD CAPACITOR RECOMMENDATIONS

The hold capacitor (C_H) serves as the peak memory element and compensating capacitor. Stable operation requires a minimum value of 1000pF. Larger capacitors may be used to lower droop rate errors, but acquisition time will increase.

Zero scale error is internally trimmed for C_H = 1000pF. Other C_H values will cause a zero scale shift which can be approximated with the following equation.

$$\Delta V_{ZS}(mV) = \frac{1 \times 10^3 (pC)}{C_H(nF)} - 0.6 mV$$

The peak hold capacitor should have very high insulation resistance and low dielectric absorption. For temperatures below 85°C, a polystyrene capacitor is recommended, while a Teflon capacitor is recommended for high temperature environments.

CAPACITOR GUARDING AND GROUND LAYOUT

Ground planes are recommended to minimize ground path resistance. Separate analog and digital grounds should be used. The two ground systems are tied together only at the common system ground. This avoids digital currents returning to the system ground through the analog ground path.

The C_H terminal (Pin 4) is a high-impedance point. To minimize gain errors and maintain the PKD-01's inherently low droop rate, guarding Pin 4 as shown in Figure 2 is recommended.




Figure 2. CH terminal (Pin 4) guarding. See text.

COMPARATOR

The comparator output high level (V_{OH}) is set by external resistors. It's possible to optimize noise immunity while interfacing to all standard logic families — TTL, DTL, and CMOS. Figure 1 shows the comparator output with external level setting resistors. Table I gives typical R_1 and R_2 values for common circuit conditions.

The maximum comparator high output voltage (V_{OH}) should be limited to:

 $V_{OH}(maximum) < V^+ - 2.0V$

With the comparator in the low state (V_{OL}) , the output stage will be required to sink a current approximately equal to V_{C}/R_{1} .




Figure 1

/c	VOH	R ₁	R ₂
5	3.5	2.7K	6.2K
5	5.0	2.7K	00
15	3.5	4.7K	1.5K
15	5.0	4.7K	2.4K
15	7.5	7.5K	7.5K
15	10.0	7.5K	15K

PEAK DETECTOR LOGIC CONTROL (RST, DET)

The transconductance amplifier outputs are controlled by the digital logic signals RST and $\overline{\text{DET}}$. The PKD-01 operational mode is selected by steering the current (I₁) through Q₁ and Q₂, thus providing high-speed switching and a predictable logic threshold. The logic threshold voltage is 1.4 volts when digital ground is at zero volts.


Other threshold voltages (V_{TH}) may be selected by applying the formula:

For proper operation, digital ground must always be at least 3.5V below the positive supply and 2.5V above the negative supply. The RST or DET signal must always be at least 2.8V above the negative supply.


Operating the digital ground at other than zero volts does influence the comparator output low voltage. The V_{OL} level is referenced to digital ground and will follow any changes in digital ground potential:

Figure C. Yos Nutt Circuit for Wegative Peak Detector

Vol. ≈ 0.2V + Digital Ground Potential.




BURN-IN CIRCUIT




TYPICAL CIRCUIT CONFIGURATIONS






POSITIVE PEAK DETECTOR WITH GAIN




PKD-01


NEGATIVE PEAK DETECTOR WITH GAIN




UNITY GAIN NEGATIVE PEAK DETECTOR




ALTERNATE GAIN CONFIGURATION



PEAK-TO-PEAK DETECTOR




LOGIC SELECTABLE POSITIVE OR NEGATIVE PEAK DETECTOR




PKD-01


PEAK READING A/D CONVERTER




POSITIVE PEAK DETECTOR WITH SELECTABLE RESET VOLTAGE



PROGRAMMABLE LOW FREQUENCY RAMP GENERATOR



PROGRAMMABLE LOW PREQUENCY RAMP OF MERATOR



Matched Transistors Contents

	age
Selection Guide	8-2
Orientation	
MAT-01 - Matched Monolithic Dual Transistor	
MAT-02 - Low Noise, Matched Dual Monolithic Transistor	3-11
MAT-03 - Low Noise, Matched Dual PNP Transistor	3-23
MAT-04 - Matched Monolithic Ouad Transistor	3-33

8

Selection Guide Matched Transistors

Model	Туре	V _{os} Max μV	TCV _{os} Max μV/°C	hFE Min ¹	ΔhFE max %	$\begin{array}{c} en \\ max \\ nV/\sqrt{Hz^2} \end{array}$	Package Options ³	Temp Range ⁴	Page ⁵	Comments
MAT-01	Dual NPN	100	0.5	500	3	7.5	7	M	8-5	Low Cost
MAT-02	Dual NPN	50	0.1	500	2	1	4, 7	I, M	8-11	Low Noise, Low rRE
MAT-03	Dual PNP	100	0.5	100	2	1	4, 7	I, M	8-23	Low Noise
MAT-04	Quad NPN	200	1	300	2	2.5	2, 3, 6	I, M	8-33	Low Cost
SSM-2210	Dual NPN	200	1	300	5	1	2, 6	I	AV	Low Cost, Audio
SSM-2220	Dual PNP	200	1	80	6	1	2, 6	I	AV	Low Cost, Audio

 $^{^{1}}I_{C} = 1 \text{ mA}$ $^2f_C \ge 100 \text{ Hz}$

¹C = 100 In Carrier; 100 Plastic Caramic or Metal; 2 = Plastic or Epoxy Sealed DIP; 3 = Cerdip; 4 = Ceramic Leadless Chip Carrier; 5 = Plastic Leaded Chip Carrier; 6 = Small Outline "SOIC" Package; 7 = Hermetic Metal Can; 8 = Hermetic Metal Can DIP; 9 = Ceramic Flatpack; 10 = Plastic Quad Flatpack, 11 = Single-in-Line "SIP" Package; 12 = Ceramic Leaded Chip Carrier; 13 = Nonhermetic Ceramic/Glass DIP; 14 = J-Leaded Ceramic Package; 15 = Ceramic Pin Grid Array; 16 = TO-92; 17 = Plastic Pin Grid Array.

⁴Temperature Ranges: C = Commercial, 0°C to +70°C; I = Industrial, -40°C to +85°C (Some older products -25°C to +85°C); M = Military, -55°C to +125°C.

⁵AV = Audio/Video Reference Manual.

Boldface Type: Product recommended for new design.

^{*}New product.

Orientation Matched Transistors

INTRODUCTION

ADI's matched transistor arrays are specifically designed for low offset voltage, low offset voltage drift, ultralow voltage noise, and high gain, specified over a wide range of collector currents. Monolithic duals provide the best possible differential input stage performance. The dual and quad transistors are excellent for use in high performance audio systems, high gain instrumentation amplifiers, precision current mirrors and active loads. ADI offers both NPN and PNP type matched transistors.

Both the dual and quad transistors are also designed for minimal base-to-emitter resistance which makes log conformity excellent. For an ideal transistor, the base-to-emitter voltage is equal to (kT/q) In (I_C/I_S). An added term, I_C $r_{\rm BE}$, causes departure from this idealized logarithmic relationship. The NPN MAT-02 and MAT-04 and PNP MAT-03 have very low $r_{\rm BE}$ over a wide range of collector current. Circuits for squaring, rms-to-dc conversion, and logarithmic amplification can be accurately implemented through use of these low $r_{\rm BE}$ products.

The well defined relationship between $V_{\rm BE}$ and collector current can also be used for temperature sensing or for generating bandgap reference voltages.

DEFINITIONS

Average Offset Current Drift (TCIos)

The ratio of the change in $I_{\rm OS}$ to the change in temperature producing it.

Average Offset Voltage Drift (TCVos)

The ratio of the change in $V_{\rm OS}$ to the change in temperature producing it.

Bias Current (IR)

The average of the base currents at a specified collector voltage and current.

Broadband Noise Voltage (e_{NRMS})

The root-mean-square noise voltage referred to the input over a specified bandwidth at a specified collector voltage and current.

Current Gain Match (AhFF)

The difference in $h_{\rm FE}$ between the transistors at a specified voltage and current, expressed as a percentage of the higher of the two $h_{\rm FE}$ s.

$$\Delta h_{FE} = \left(1 - \frac{h_{FE1}}{h_{FE2}}\right) \times 100$$

Excess Emitter Resistance (rRF)

The effective resistance between the base and emitter terminals of each transistor.

Noise Voltage (e_N p-p)

The peak-to-peak noise voltage referred to the input over a specified bandwidth at a specified collector voltage and current.

Noise Voltage Density (e_N)

The spectral input referred voltage noise measured at a specified collector voltage and current.

Offset Current (IOS)

The difference between the base currents at a specified collector voltage and current.

Offset Current Change ($\Delta I_{OS}/\Delta V_{CB}$)

The ratio of the change in offset current to the change in collector base voltage producing it.

Offset Voltage (Vos)

The difference between the base emitter voltages $(V_{\rm BE1}-V_{\rm BE2})$ at a specified collector voltage and current.

8

Orientation Matched Transistors

INTRODUCTION

VM's matched transistor arrays are specifically designed for low affect voltage, how affect voltage drift, nitralow voltage noise, and high gain, specified over a wide range of collector currents, when produced the best possible differential input large performance. The deal and quad transistors are excellent or use in high performance audio systems, high gain instrunemation amplifiers, precession current naturers and active loads. ADI offers both NPN and PMP type matched transistors.

Both the dual and quad remaistors are also designed for training base-to-trainter resistance which makes log conformity excellent. For an ideal transistor, the base-to-emitter voltage is equal to [LT]e) In (L_LT_g) An added tenn, L_LT_{gg}, causes depenture from this idealized logarithmic relationship. The NPN MAT-62 and MAT-64 and PNP MAT-63 have very low to go over a widerange of collector current. Circuits for squaring, tras-to-de convexion, and logarithmic amplification can be accurately implemented through use of these low ran products.

The well defined relationship between V_{EE} and collector current can also be used for temperature sensing or for generating bandman reference voltages.

SKOTTMERSE

Average Offset Carrent Drift (TClos)

The ratio of the change in $I_{\rm OS}$ to the change in temperature producing it.

Average Offset Voltage Drift (TCVos)

The ratio of the change in V_{GS} to the change in temperature producing it.

Sins Current (In)

The average of the base currents at a specified collector voltage and current.

Broadband Noise Voltage (engas)

The root-mean-square noise voltage referred to the apput over a specified collecter voltage and correct.

Current Gain March (Abre

The difference in h_{ER} between the transisters at a specified von age and current, expressed as a percentage of the higher of the two h_{ER}s.

$$\Delta h_{PE} = \left(1 - \frac{h_{PE}}{h_{PE}}\right) \times 100$$

Excess Emitter Resistance (reg)

The effective resistance between the base and emitter terminals of each transistor.

Noise Voltage (en p-p)

The pealerto-peak noise voltage referred to the input over a specfied bandwidth at a specified collector voltage and current.

Noise Voltage Density (cg)

ne speared input referred voltage noise measured at a specific

Hiser Current (Ios)

The difference between the base currents at a specified collector voltage and current.

Offset Current Change (AlogidVca)

The ratio of the change in offset current to the change in collector base voltage producing it.

Hiset Voltage (Ves)

The difference between the base emitter voltages (V_{MEI}-V_{IME)} at





Matched Monolithic Dual Transistor

MAT-01

FEATURES

	Low Vos (VBE Match) 40µV Typ
	100µV Max
	Low TCV _{OS} 0.5μV/° C Max
	High h _{FE} 500 Min
	Excellent hee Linearity from 10nA to 10mA
	Low Noise Voltage 0.23μV _{p-p} — 0.1Hz to 10Hz
•	High Breakdown
	Available in Die Form

ORDERING INFORMATION†


T _A = 25° C V _{OS} MAX (mV)	PACKAGE	OPERATING TEMPERATURE RANGE
0.1	MAT01AH*	av MIL
0.5	MAT01GH	av MIL

- For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.
- Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.

GENERAL DESCRIPTION

The MAT-01 is a monolithic dual NPN transistor. An exclusive Silicon Nitride "Triple-Passivation" process provides excellent stability of critical parameters over both temperature and time. Matching characteristics include offset voltage of $40\mu V$, temperature drift of $0.15\mu V/^{\circ}$ C, and h_{FE} matching of 0.7%. Very high h_{FE} is provided over a six decade range of collector current, including an exceptional h_{FE} of 590 at a collector current of only 10nA. The high gain at low collector current makes the MAT-01 ideal for use in low-power, low-level input stages.

PIN CONNECTIONS




ABSOLUTE MAXIMUM RATINGS (Note 4)

riboble in minimum minimum (mote i)	
Collector-Base Voltage (BV _{CBO})	
MAT-01AH, GH, N	45V
Collector-Emitter Voltage (BV _{CEO})	
MAT-01AH, GH, N	45V
Collector-Collector Voltage (BV _{CC})	
MAT-01AH, GH, N	45V
Emitter-Emitter Voltage (BV _{EE})	
MAT-01AH, GH, N	45V
Emitter-Base Voltage (BV _{EBO}) (Note 1)	5V
Collector Current (I _C)	25mA
Emitter Current (I _E)	25mA
Total Power Dissipation	
Case Temperature ≤ 40° C (Note 2)	1.8W
Ambient Temperature ≤ 70° C (Note 3)	500mW
Operating Ambient Temperature55° C	to + 125° C
The same late. See the way to be a late	to +150° C
Storage Temperature65° C	to +150° C
Lead Temperature (Soldering, 60 sec)	300° C
DICE Junction Temperature65° C	to +150°C

NOTES: NOTES

- Application of reverse bias voltages in excess of rating shown can result in degradation of h_{FE} and h_{FE} matching characteristics. Do not attempt to measure BV_{EBO} greater than the 5V rating shown.
- Rating applies to applications using heat sinking to control case temperature. Derate linearly at 16.4mW/°C for case temperatures above 40°C.
- Rating applies to applications not using heat sinking; device in free air only.
 Derate linearly at 6.3mW/° C for ambient temperatures above 70° C.
- 4. Absolute maximum ratings apply to both DICE and packaged devices.

BURN-IN CIRCUIT




MAT-01 ELECTRICAL CHARACTERISTICS at $V_{CB}=15$ V, $I_{C}=10\mu$ A, $T_{A}=25^{\circ}$ C, unless otherwise noted.

HIZIZHEN 15			MAT-01AH			MA			
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Breakdown Voltage	BV _{CEO}	$I_C = 100 \mu A$	45	-	-	45	_	_	٧
Offset Voltage	Vos		manus in series Tree	0.04	0.1	-	0.10	0.5	mV
Offset Voltage Stability First Month Long-Term	V _{OS} /Time	(Note 1) (Note 2)	que Vulle	2.0	_	_	2.0	ة_ (لاعود 84	μV/Mo
Offset Current	los	MATCHAH, GH, N	Mark Andr	0.1	0.6	4	0.2	3.2	nA
Bias Current	I _B	M.HO. HAROTAM	nitti nite	13	20		18	40	nA
Current Gain	(poV8) agesto	$I_C = 10 \text{ nA}$ $I_C = 10 \mu \text{A}$ $I_C = 10 \text{ mA}$	500	590 770 840		250	430 560 610	iLi g yl i alio¥s neol × ii	Excellent Low Note High Bres
Current Gain Match	Δh _{FE}	$I_C = 10\mu A$ $100nA \le I_C \le 10mA$	=	0.7 0.8	3.0	=	1.0	8.0	sidelinya %
Low Frequency Noise Voltage	e _{np-p}	0.1Hz to 10Hz (Note 3)	_	0.23	0.4	HAOFT/	0.23	0.4	μV _{p-p}
Broadband Noise Voltage	e _{nRMS}	1Hz to 10kHz	ning Auth	0.60	ar -		0.60	- X	μV _{RMS}
Noise Voltage Density	amperature	f _O = 10Hz (Note 3) f _O = 100Hz (Note 3) f _O = 1000Hz (Note 3)		7.0 6.1 6.0	9.0 7.6 7.5	WATOTAH* WATOTAH WATOTGH	7.0 6.1 6.0	9.0 7.6 7.5	nV/√Hz
Offset Voltage Change	ΔV _{OS} /ΔV _{CB}	0 ≤ V _{CB} ≤ 30V	risigne fra nc iili	0.5	3.0	co - pilenes to MM	0.8	8.0	μV/V
Offset Current Change	ΔI _{OS} /ΔV _{CB}	0 ≤ V _{CB} ≤ 30V	Alabama ara	2	15	35 data sheet.	3	70	pA/V
Collector-Base Leakage Current	I _{CBO}	V _{CB} = 30V, I _E = 0 (Note 4)	-	15	50	l-can packages.	25	200	pA
Collector-Emitter Leakage Current	I _{CES}	V _{CE} = 30V, V _{BE} = 0 (Notes 4, 6)		50	200	10001	90	400	pA
Collector-Collector Leakage Current	I _{CC}	V _{CC} = 30V, (Note 6)	-uloxe - u/	20	200	hi c dual NPN	30	400	10-TAMpA
Collector Saturation Voltage	V _{CE(SAT)}	$I_B = 0.1 \text{mA}, I_C = 1 \text{mA}$ $I_B = 1 \text{mA}, I_C = 10 \text{mA}$	provioes tempera-	0.12	0.20	pie i assivaci cal paramete barastaniation	0.12	0.25	sia inelley x
Gain-Bandwidth Product	f _T	V _{CE} = 10V, I _C = 10mA	to points	450	bns 3	t of 0.15gV/° C	450	nuis mod	MHz
Output Capacitance	C _{ob}	V _{CB} = 15V, I _E = 0	to agreen	2.8	b xi e s	ovided over	2.8	gri dgi	n ynev pFT.
Collector-Collector Capacitance	C _{CC}	V _{CC} = 0	560 at a cottector	8.5		ing an exception. The high			

ELECTRICAL CHARACTERISTICS at $V_{CB} = 15V$, $I_C = 10\mu A$, $-55^{\circ} C \le T_A \le +125^{\circ} C$, unless otherwise noted.

		MAT-01AH			MAT-01GH OBMMOOM			
SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Vos	Samo	_	0.06	0.15		0.14	0.70	mV
TCV _{OS}	(Note 7)	-	0.15	0.50		0.35	1.8	μV/°C
Ios			0.9	8.0	-9	1.5	15.0	nA
TCIOS	(Note 5)	.039	10	90	TOM Subst	15	150	pA/°C
IB		-	28	60		36	130	nA
h _{FE}		167	400		77	300	-	
Ісво	$T_A = 125^{\circ} C$, $V_{CB} = 30V$, $I_E = 0$ (Note 4)	-	15	80	_	25	200	nA
I _{CES}	T _A = 125° C, V _{CE} = 30V, V _{BE} = 0 (Notes 4, 6)		50	300		90	400	nA
Icc	T _A = 125°C, V _{CC} = 30V (Note 6)	1	30	200	-	50	400	nA
	SYMBOL Vos TCVos Ios TCIos IB Infe Icbo	$ \begin{array}{c c} \text{SYMBOL} & \text{CONDITIONS} \\ \hline V_{OS} & \\ \hline TCV_{OS} & (\text{Note 7}) \\ \hline I_{OS} & \\ \hline TCI_{OS} & (\text{Note 5}) \\ \hline I_{B} & \\ \hline I_{CBO} & \\ \hline I_{CBO} & \\ \hline I_{CES} & \\ \hline T_{A} = 125^{\circ}\text{C, V}_{CB} = 30\text{V,} \\ \hline I_{E} = 0 \text{ (Note 4}) \\ \hline I_{CES} & \\ \hline T_{A} = 125^{\circ}\text{C, V}_{CE} = 30\text{V,} \\ \hline V_{BE} = 0 \text{ (Notes 4, 6)} \\ \hline \end{array} $	SYMBOL CONDITIONS MIN	Note Conditions MAT-01/Min TYP	Note Conditions MAT-01AH Min TYP MAX	Note Note	MAT-01AH MAT-01C MIN TYP MAX MIN TYP	MAT-01AH MIN TYP MAX MAT-01GH MIN TYP MAX VOS — 0.06 0.15 — 0.14 0.70 TCV _{OS} (Note 7) — 0.15 0.50 — 0.35 1.8 I _{OS} — 0.9 8.0 — 1.5 15.0 TCI _{OS} (Note 5) — 10 90 — 15 150 I _B — 28 60 — 36 130 h _{FE} 167 400 — 77 300 — I _{CBO} T _A = 125°C, V _{CB} = 30V,



1. COLLECTOR (1)

2. BASE (1)

3. EMITTER (1)

5. EMITTER (2)

6. BASE (2)

7. COLLECTOR (2)

DIE SIZE 0.035×0.025 inch, 875 sq. mils (0.89 × 0.64 mm, 0.58 sq. mm)

WAFER TEST LIMITS at $V_{CB} = 15V$ and $I_C = 10\mu A$, $T_A = 25\,^{\circ}C$, unless otherwise noted.

			LIMITS	UNITS
BV _{CEO}	$I_C = 100\mu A$		45	V MIN
Vos			0.5	mV MAX
Ios	CURRENT GAIN		3.2	nA MAX
IB	MAND LANGUAGE BY	2005	40	nA MAX
h _{FE}	MOTHE		Asta - Asta - 250	MIN
Δh_{FE}		Barren y	8.0	% MAX
ΔV _{OS} /ΔV _{CB}	0 ≤ V _{CB} ≤ 30V	100	8.0	μV/V MAX
ΔI _{OS} /ΔV _{CB}	0 ≤ V _{CB} ≤ 30V	18	70	pA/V MAX
V _{CE} (SAT)	$I_B = 0.1 \text{mA}, I_C = 1 \text{mA}$	000 51	0.25	V MAX
	I_{B} I_{FE} Δh_{FE} $\Delta V_{OS}/\Delta V_{CB}$ $\Delta I_{OS}/\Delta V_{CB}$	$\begin{tabular}{l} l_{OS} & \\ l_{B} & \\ h_{FE} & \\ \Delta h_{FE} & \\ \Delta V_{OS}/\Delta V_{CB} & \\ 0 \le V_{CB} \le 30V & \\ \Delta l_{OS}/\Delta V_{CB} & \\ \Delta l$	$\begin{tabular}{l} l_{OS} & \\ l_{B} & \\ h_{FE} & \\ \Delta h_{FE} & \\ \Delta V_{OS}/\Delta V_{CB} & 0 \leq V_{CB} \leq 30V \\ \Delta l_{OS}/\Delta V_{CB} & 0 \leq V_{CB} \leq 30V \\ \hline \end{tabular}$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

Electrical tests are performed at wafer probe to the limits shown. Due to variations in asembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.


TYPICAL ELECTRICAL CHARACTERISTICS at $V_{CB} = 15V$ and $I_C = 10\mu A$, $T_A = 25^{\circ} C$, unless otherwise noted.


PARAMETER	SYMBOL	CONDITIONS	MAT-01N TYPICAL	UNITS
Average Offset Voltage Drift	TCVos		0.35	μV/°C
Average Offset Current Drift	TCIOS	SEPECIALIZA TENNESSES AND TORRESPOND	15	pA/°C
Collector-Emitter-Leakage Current	ICES	V _{CE} = 30V, V _{BE} = 0	90	pA
Collector-Base-Leakage Current	СВО	$V_{CB} = 30V, I_{E} = 0$	25	pA
Gain Bandwidth Product	f_	V _{CE} = 10V, I _C = 10mA	450	MHz
Offset Voltage Stability	ΔV _{OS} /T	First Month (Note 1) Long-Term (Note 2)	2.0	μV/Μο


NOTES:


- 1. Exclude first hour of operation to allow for stabilization.
- $2. \quad \text{Parameter describes long-term average drift after first month of operation}.$
- 4. The collector-base (I_{CBO}) and collector-emitter (I_{CES}) leakage currents may be reduced by a factor of two to ten times by connecting the substrate (package) to a potential which is lower than either collector voltage.
- 5. Guaranteed by I_{OS} test limits over temperature.
- 6. I_{CC} and I_{CES} are guaranteed by measurement of I_{CBO}.


 7. Guaranteed by V_{OS} test (TCV_{OS} ≈ V_{OS} for V_{OS} ≪ V_{BE}) T = 298°K for T_A = 25°C.

























MAT-01 MATCHING MEASUREMENT CIRCUIT



TEST	SIA	SIB	UNITS	
Vos	Х	Х	V _{OUT1} EMOST	1 volt per mV
los	0	0	V _{OUT2} - V _{OUT4}	1 volt per nA

MAT-01 NOISE MEASUREMENT CIRCUIT



(Referred to Input) 25,000 8

MAT-01


APPLICATION NOTES

Application of reverse bias voltages to the emitter-base junctions in excess of ratings (5V) may result in degradation of h_{FE} and h_{FE} matching characteristics. Circuit designs should be checked to ensure that reverse bias voltages above 5V cannot be applied during such transient conditions as at circuit turn-on and turn-off.


Stray thermoelectric voltages generated by dissimilar metals at the contacts to the input terminals can prevent realization of the predicted drift performance. Both input terminals should be maintained at the same temperature, preferably close to the temperature of the device's package.

TYPICAL APPLICATIONS


PRECISION REFERENCE



BASIC DIGITAL THERMOMETER READOUT IN DEGREES KELVIN (°K)




PRECISION OPERATIONAL AMPLIFIERS



THIS CONFIGURATION CAN ALSO BE USED WITH THE LOW POWER OP-21 OR MICROPOWER OP-22 TO ACHIEVE A LOW NOISE AND LOW POWER PRECISION OP-AMP.

	MAT-01AH OP-02A	MAT-01AH OP-02A	MAT-01GH OP-02	MAT-01GH OP-02
V _{OS} Maximum	0.15mV	0.27mV	0.65mV	1.2mV
TCV _{OS} Maximum	0.6μV/°C	1μV/° C	2μV/° C	4μV/°C
I _{OS} Maximum	0.8nA	0.1nA	3.2nA	0.32nA
I _B Maximum	20nA	2nA	40nA	4nA
Gain Minimum	2,000,000	2,000,000	800,000	800,000
Is	20μΑ	2μΑ	20μΑ	2μΑ
RL	100kΩ	1ΜΩ	100kΩ	1ΜΩ

DIGITAL THERMOMETER WITH READOUT IN °C



MAT-02

FEATURES

	Low Offset Voltage 50µV Ma	X
	Low Noise Voltage at 100Hz, 1mA 1.0nV/√Hz Ma	X
•	High Gain (h _{FE}) 500 Min at I _C = 1m	A

- Improved Direct Replacement for LM194/394
- Available in Die Form

ORDERING INFORMATION [†]

T. = +25°C	ED PAC	CKAGE	OPERATING
ν _{os} MAX (μV)	TO-78	LCC 20-CONTACT	TEMPERATURE RANGE
50	MAT02AH*	- mar	MIL
50	MAT02EH	- 400	IND
150	_	MAT02BRC/883	MIL
150	MAT02FH	200	IND

- For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.
- † Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.


GENERAL DESCRIPTION

The design of the MAT-02 series of NPN dual monolithic transistors is optimized for very low noise, low drift, and low r_{BE} . Precision Monolithics' exclusive Silicon Nitride "Triple-Passivation" process stabilizes the critical device parameters over wide ranges of temperature and elapsed time. Also, the high current gain (h_{FE}) of the MAT-02 is maintained over a wide range of collector current. Exceptional characteristics of the MAT-02 include offset voltage of $50\mu V$ max (A/E grades) and $150\mu V$ max (B/F grades). Device performance is specified over the full military temperature range as well as at 25° C.

Input protection diodes are provided across the emitter-base junctions to prevent degradation of the device characteristics due to reverse-biased emitter current. The substrate is clamped to the most negative emitter by the parasitic isolation junction created by the protection diodes. This results in complete isolation between the transistors.

The MAT-02 should be used in any application where low noise is a priority. The MAT-02 can be used as an input stage to make an amplifier with noise voltage of less than 1.0 nV/ $\sqrt{\rm Hz}$ at 100Hz. Other applications, such as log/anti-log circuits, may use the excellent logging conformity of the MAT-02. Typical bulk resistance is only 0.3Ω to 0.4Ω . The MAT-02 electrical characteristics approach those of an ideal transistor when operated over a collector current range of $1\mu{\rm A}$ to 10mA. For applications requiring multiple devices see MAT-04 Quad Matched Transistor data sheet.

PIN CONNECTIONS



NOTE: Substrate is connected to case on TO-78 package. Substrate is normally connected to the most negative circuit potential, but can be floated.

ABSOLUTE MAXIMUM RATINGS (Note 3)

Collector-Base Voltage (BV _{CBO})
Collector-Emitter Voltage (BV _{CFO})
Collector-Collector Voltage (BV _{CC})
Emitter-Emitter Voltage (BV _{EE})
Collector Current (I _C)
Emitter Current (I _E)
Total Power Dissipation
Case Temperature ≤40°C (Note 1)
Ambient Temperature ≤70°C (Note 2) 500mW
Operating Temperature Range
MAT-02A, B55°C to +125°C
MAT-02E, F25°C to +85°C
Operating Junction Temperature55°C to +150°C
Storage Temperature65°C to +150°C
Lead Temperature (Soldering, 60 sec) +300°C
Junction Temperature65°C to +150°C

NOTES

- Rating applies to applications using heat sinking to control case temperature.
 Derate linearly at 16.4mW/° C for case temperature above 40° C.
- Rating applies to applications not using heat sinking; device in free air only.
 Derate linearly at 6.3mW/° C for ambient temperature above 70° C.
- 3. Absolute maximum ratings apply to both DICE and packaged devices.

8

MAT-02 M 92 0 M-WO

ELECTRICAL CHARACTERISTICS at $V_{CB} = 15V$, $I_C = 10\mu A$, $T_A = 25^{\circ} C$, unless otherwise noted.

			MAT-02A/E			MAT-02B/F			
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
		I _C = 1mA (Note 1)	500	605	-	400	605	-	
Current Gain	h _{FE}	$I_{C} = 100 \mu A$	500	590		400	590		
ourrent dans	"FE	$I_C = 10\mu A$	400	550	_	300	550	8	
		$I_C = 1\mu A$	300	485		200	485	tell for	HO wed
Current Gain Match	Δh _{FE}	$10\mu A \le I_C \le 1mA$, (Note 2)	well shi	0.5	2	st sHoots	0.5	4	%
Offset Voltage	Vos	$V_{CB} = 0$ $1\mu A \le I_C \le 1 \text{mA (Note 7)}$		10	50	<u></u> .	80	150	eD fell _μ V
Offset Voltage Change vs V _{CB}	ΔV _{OS} /ΔV _{CB}	$0 \le V_{CB} \le V_{MAX}$, (Note 6) $1\mu A \le I_C \le 1 \text{mA}$ (Note 7)	1 ₈₆ = 0.3Ω μV/° C Max	10	25	mance	10	50	nelleox3 μV
Offset Voltage Change vs. Collector Current	ΔV _{OS} /ΔI _C	$V_{CB} = 0V$ $1\mu A \le I_C \le 1mA \text{ (Note 7)}$		5	25	inemeasi	5	50	ektaria μV
Offset Current Change vs V _{CB}	ΔI _{OS} /ΔV _{CB}	0 ≤ V _{CB} ≤ V _{MAX}	_	30	70	1 MOLEA	30	70	pA/V
Bulk Resistance	r _{BE}	10μA ≤ I _C ≤ 10mA (Note 3)	CAMPITA OFFI	0.3	0.5	BOADES	0.3	0.5	σους Ω
Collector-Base Leakage Current	I _{CBO}	$V_{CB} = V_{MAX}$	PERATURE	25	200	20-03 -	25	400	pA pA
Collector-Collector Leakage Current	I _{CC}	V _{CC} = V _{MAX} , (Notes 3, 5)	IND MILL	35	200	-	35	400	pA so
Collector-Emitter Leakage Current	I _{CES}	V _{CE} = V _{MAX} , (Notes 3, 5) V _{BE} = 0	DMIC TIND	35	200	DTAW _	35	400	gar pA
		I _C = 1mA, V _{CB} = 0, (Note 4)	risq yatta £88, bi	bs .088-	DEPRIN	eanailqmoo la	tot ni ba	ргосови	For daylogs
		f _O = 10Hz		1.6	2	88 <u>3 d</u> ata nhas	1.6	3	
Noise Voltage Density	e _n	f _O = 100Hz	n shaq eg <u>na</u> n e	0.9	tret les l'eutre	me <u>rc</u> iał endun	0.9	2	nV/√Hz
		f _O = 1kHz	- II	0.85	1	Parand 1975-0	0.85	2	
		f _O = 10kHz ad mas fud		0.85	1	_	0.85	2	
Collector Saturation Voltage	V _{CE(SAT)}	$I_C = 1 \text{mA}$ $I_B = 100 \mu \text{A}$		0.05	0.1	MOIT	0.05	0.2	LARBUE
nput Bias Current	IB	$I_C = 10\mu A$	oldtilanaen	Isain I	25	onne CD-	AIUT	34	naisah nA
nput Offset Current	Ios	$I_C = 10\mu A$	wol bas #11	b væl	0.6	forvery lo	bs si n	1.3	anotalana
Breakdown Voltage	BV _{CEO}	Collector-Base vollage (BV)	40	did_ne	out 2 livor	40	ritilor	oM_no	y Precisi
Gain-Bandwidth Product	f _T	I _C = 10mA, V _{CE} = 10V	parameters	200	PEOULION	aut seziliot	200	10010	MHz
Output Capacitance	C _{OB}	V _{CB} = 15V, I _E = 0	a sava limit	23	Teltz is a	AM ad To	23	niso t	pF
Collector-Collector Capacitance	C _{CC}	Collector Current (1c) Emitter Current (1g) 0 = poV	racteristics max (A/E	35	neltgeax to eastk	ourrant. E	35	Hos to	egnat ebi
NOTES: 1. Current gain is guaranteed.	nteed with Colle	ector-Base Voltage (V _{CB}) swept from	3 Guaranteed	by desi	an ed . (se	(B/F grade	xsm '	150µN	ona (sebar ro ballisac

NOTES:

$$\frac{O(3SI + 0I)O(3C - \frac{100 (\Delta I_B) (h_{FE} min)}{I_C}}{O(3SI + 0I)O(3C + \frac{100 (\Delta I_B) (h_{FE} min)}{I_C}} = \frac{O(3SI + 0I)O(3C + \frac{100 (\Delta I_B)}{I_C})}{O(3SI + 0I)O(3C + \frac{100 (\Delta I_B)}{I_C})} = \frac{O(3SI + 0I)O(3C + \frac{100 (\Delta I_B)}{I_C})}{O(3SI + \frac{100 (\Delta I_B)}{I_C})} = \frac{O(3SI + 0I)O(3C + \frac{100 (\Delta I_B)}{I_C})}{O(3SI + \frac{100 (\Delta I_B)}{I_C})} = \frac{O(3SI + \frac{100 (\Delta I_B)}{I_C})}{O(3SI + \frac{100 (\Delta I_B)}{I_C})} = \frac{O(3SI + \frac{100 (\Delta I_B)}{I_C})}{O(3SI + \frac{100 (\Delta I_B)}{I_C})} = \frac{O(3SI + \frac{100 (\Delta I_B)}{I_C})}{O(3SI + \frac{100 (\Delta I_B)}{I_C})} = \frac{O(3SI + \frac{100 (\Delta I_B)}{I_C})}{O(3SI + \frac{100 (\Delta I_B)}{I_C})} = \frac{O(3SI + \frac{100 (\Delta I_B)}{I_C})}{O(3SI + \frac{100 (\Delta I_B)}{I_C})} = \frac{O(3SI + \frac{100 (\Delta I_B)}{I_C})}{O(3SI + \frac{100 (\Delta I_B)}{I_C})} = \frac{O(3SI + \frac{100 (\Delta I_B)}{I_C})}{O(3SI + \frac{100 (\Delta I_B)}{I_C})} = \frac{O(3SI + \frac{100 (\Delta I_B)}{I_C})}{O(3SI + \frac{100 (\Delta I_B)}{I_C})} = \frac{O(3SI + \frac{100 (\Delta I_B)}{I_C})}{O(3SI + \frac{100 (\Delta I_B)}{I_C})} = \frac{O(3SI + \frac{100 (\Delta I_B)}{I_C})}{O(3SI + \frac{100 (\Delta I_B)}{I_C})} = \frac{O(3SI + \frac{100 (\Delta I_B)}{I_C})}{O(3SI + \frac{100 (\Delta I_B)}{I_C})} = \frac{O(3SI + \frac{100 (\Delta I_B)}{I_C})}{O(3SI + \frac{100 (\Delta I_B)}{I_C})} = \frac{O(3SI + \frac{100 (\Delta I_B)}{I_C})}{O(3SI + \frac{100 (\Delta I_B)}{I_C})} = \frac{O(3SI + \frac{100 (\Delta I_B)}{I_C})}{O(3SI + \frac{100 (\Delta I_B)}{I_C})} = \frac{O(3SI + \frac{100 (\Delta I_B)}{I_C})}{O(3SI + \frac{100 (\Delta I_B)}{I_C})} = \frac{O(3SI + \frac{100 (\Delta I_B)}{I_C})}{O(3SI + \frac{100 (\Delta I_B)}{I_C})} = \frac{O(3SI + \frac{100 (\Delta I_B)}{I_C})}{O(3SI + \frac{100 (\Delta I_B)}{I_C})} = \frac{O(3SI + \frac{100 (\Delta I_B)}{I_C})}{O(3SI + \frac{100 (\Delta I_B)}{I_C})} = \frac{O(3SI + \frac{100 (\Delta I_B)}{I_C})}{O(3SI + \frac{100 (\Delta I_B)}{I_C})} = \frac{O(3SI + \frac{100 (\Delta I_B)}{I_C})}{O(3SI + \frac{100 (\Delta I_B)}{I_C})} = \frac{O(3SI + \frac{100 (\Delta I_B)}{I_C})}{O(3SI + \frac{100 (\Delta I_B)}{I_C})} = \frac{O(3SI + \frac{100 (\Delta I_B)}{I_C})}{O(3SI + \frac{100 (\Delta I_B)}{I_C})} = \frac{O(3SI + \frac{100 (\Delta I_B)}{I_C})}{O(3SI + \frac{100 (\Delta I_B)}{I_C})} = \frac{O(3SI + \frac{100 (\Delta I_B)}{I_C})}{O(3SI + \frac{100 (\Delta I_B)}{I_C})} = \frac{O(3SI + \frac{100 (\Delta I_B)}{I_C})}{O(3SI + \frac{100 (\Delta I_B)}{I_C})} = \frac{O(3SI + \frac{100 (\Delta I_B)}{I_C})}{O(3SI + \frac{100 (\Delta I_B)}{I_C})} = \frac{O(3SI + \frac{100 (\Delta I_B)}{I_C})}{O(3SI +$$

Current gain is guaranteed with Collector-Base Voltage (VCB) swept from 0 to V_{MAX} at the indicated collector currents. 2. Current Gain Match (Δh_{FE}) is defined as:

^{4.} Sample tested. at 21128 somet yis him that and save balliones

^{5.} I_{CC} and I_{CES} are verified by measurement of I_{CBO}.

^{6.} This is the maximum change in V_{OS} as V_{CB} is swept from 0V to 40V. 7. Measured at $I_C = 10\mu A$ and guaranteed by design over the specified range ions to prevent degradation of the device charaltor-

ELECTRICAL CHARACTERISTICS $V_{CB} = 15V$, $-25^{\circ}C \le T_{A} \le +85^{\circ}C$, unless otherwise noted.

			MAT-02E						
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Offset Voltage	Vos	$V_{CB} = 0$ $1\mu A \le I_C \le 1 \text{mA (Note 5)}$	-		70.		-	220	μV
Average Offset Voltage Drift	TCV _{OS}	$10\mu A \le I_C \le 1 mA$, $0 \le V_{CB} \le V_{MAX}$, (Note 1) V_{OS} Trimmed to Zero, (Note 3)		0.08	0.3		0.08	1 0.3	μV/° C
Input Offset Current	los	$I_C = 10\mu A$	_		8		_	13	nA
Input Offset Current Drift	TCIOS	$I_{C} = 10\mu A$, (Note 4)	-	40	90	1	40	150	pA/°C
Input Bias Current	I _B	$I_C = 10\mu A$	allow a	se VV5.2	45	× 186.0	17(8.3)	50	nA
Current Gain	h _{FE}	$\begin{split} I_{\rm C} &= 1 {\rm mA, \ (Note \ 2)} \\ I_{\rm C} &= 100 \mu {\rm A} \\ I_{\rm C} &= 10 \mu {\rm A} \\ I_{\rm C} &= 1 \mu {\rm A} \end{split}$	325 275 225 200	(enco-spa — —	#25 _ min (8)	300 250 200 150	- (1.5	=	
Collector-Base Leakage Current	I _{CBO}	V _{CB} = V _{MAX}	ц07 = о	2	r V _{OB} = 15	25°0 %	3	MIL T	nA
Collector-Emitter Leakage Current	I _{CES}	V _{CE} = V _{MAX} , V _{BE} = 0	erior u s	3	±)8/4/48	_	4	-	nA nA
Collector-Collector Leakage Current	Icc	V _{CC} = V _{MAX} (f stoke) And a	ol 2: Auto	3	5/08g = 10	-	4	- 60	nA

ELECTRICAL CHARACTERISTICS $V_{CB} = 15V$, -55° $C \le T_{A} \le +125^{\circ}$ C, unless otherwise noted.


				N	MAT-02A			MAT-0	lucient Goln	
PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Offset Voltage	V _{OS}	$V_{CB} = 0$ $1\mu A \le I_C \le 1mA \text{ (Note 5)}$	Amt 2;	A ≥ Au0t au V ≥ V0	-	80	AVA.	-	250	μV apallor μV
Average Offset Voltage Drift	TCV _{OS}	$10\mu A \le I_C \le 1 mA$, $0 \le V_{CB} \le V_{MAX}$, (Vos Trimmed to Zero, (Note 3)	Note 1)	$0 = \frac{1}{10} \text{M}$	0.08	0.3 0.1		0.08	0.3	μV/°C
Input Offset Current	Ios	$I_C = 10\mu A$	Aint	$y_1 \ge A_{21}(y_1)$	_	9	_	_	15	nA
Input Offset Current Drift	TCI _{OS}	$I_C = 10\mu A$, (Note 4)	AmOF≥ gi	≥ A _A QQI Amit = _Q I	40	90	567	40	150	pA/°C
Input Bias Current	IB	$I_C = 10\mu A$	A. Land	1097 <u>= 1</u> 090		60	-	_	70	nA
Current Gain	h _{FE}	$I_C = 1 \text{mA}$, (Note 2) $I_C = 100 \mu\text{A}$ $I_C = 10 \mu\text{A}$ $I_C = 1 \mu\text{A}$	encitainsy	275 225 175 150	onq <u>a</u> an	if yest ingis	250 200 150 100	ahaug br	te Autor -	POTES: Measured at Indian Ind
Collector-Base Leakage Current	I _{CBO}	$V_{CB} = V_{MAX}$ $T_A = 125^{\circ}C$	et enone	- spanne	15	un yiotaa	Jarsant I	25	ng biabin	nA
Collector-Emitter Leakage Current	ICES	$V_{CE} = V_{MAX}, V_{BE} = 0$ $T_A = 125$ ° C	- ₀ 1,V0	I = poV	50	SIRERIS	CHARAC	50	ECTR	An ICAL EL
Collector-Collector Leakage Current	I _{CC}	$V_{CC} = V_{MAX}$ $T_A = 125^{\circ}C$	BROI	naiæa	30	JORN	ıva –	40		nA nA

NOTES:

- 1. Guaranteed by V_{OS} test (TCV_{OS} $\simeq \frac{V_{OS}}{T}$ for $V_{OS} \ll V_{BE}$) T = 298k for $T_A = 25^{\circ}C$.
- 2. Current gain is guaranteed with Collector-Base Voltage (V_{CB}) swept from 0 to V_{MAX} at the indicated collector current.
- 3. The initial zero offset voltage is established by adjusting the ratio of I_{C1} to I_{C2} at $T_A=25^{\circ}$ C. This ratio must be held to 0.003% over the entire temperature range. Measurements are taken at the temperature extremes and 25° C.
- Guaranteed by design.
- 5. Measured at I $_{\rm C}$ = 10 μ A and guaranteed by design over the specified range of I $_{\rm C}$.

MAT-02

ELECTRICAL CHARACTERISTICS Von - 184 C 5 TA S + 65 C, Union otherwise note SITSIRSTOARAHO SIIC



- 1. COLLECTOR 1
- 3. EMITTER 1
- 5. BASE 2 6. EMITTER 2
- 7. SUBSTRATE

DIE SIZE 0.061 × 0.057 inch, 3,477 sq. mils (1.549 × 1.448 mm, 224 sq. mm)

WAFER TEST LIMITS at 25°C for $V_{CB} = 15V$ and $I_{C} = 10\mu A$, unless otherwise noted.

PARAMETER	SYMBOL	CONDITIONS	0 = 80 V 900 V = 80 V	MAT-02N LIMITS	UNITS
Breakdown Voltage	BV _{CEO}			40	V MIN
Offset Voltage	Vos	$10\mu A \le I_C \le 1mA \text{ (Note 1)}$	VAMV FIGORY	150	μV MAX
Input Offset Current	Ios			1.2	nA MAX
Input Bias Current Defor	r (gilwaento azeln	V _{CB} = 0V	HSTICS VCB = 15V	34	nA MAX
Current Gain	h _{FE} ASO-Y/	$I_C = 1 \text{mA}, V_{CB} = 0 \text{V}$ $I_C = 10 \mu \text{A}, V_{CB} = 0 \text{V}$	2550171 (1900)	400 300	MIN
Current Gain Match	Δh _{FE}	$10\mu A \le I_C \le 1 \text{mA}, V_{CB} = 0 \text{V}$		4	% MAX
Offset Voltage Change vs V _{CB}	ΔV _{OS} /ΔV _{CB}	$0V \le V_{CB} \le 40V$ $10\mu A \le I_C \le 1mA \text{ (Note 1)}$	18 stor) Amr 2 at 2 Aur	50	μV MAX
Offset Voltage Change vs. Collector Current	ΔV _{OS} /ΔI _C	$V_{CB} = 0$ $10\mu A \le I_C \le 1 \text{mA (Note 1)}$	Vos Trimmed to Zero. (No	50	μV MAX
Bulk Resistance	r _{BE}	$100\mu A \le I_C \le 10mA$		0.5	Ω ΜΑΧ
Collector Saturation Voltage	V _{CE(SAT)}	$I_C = 1 \text{mA}$ $I_B = 100 \mu \text{A}$	Ig = 10µA, (Note 4)	0.2	V MAX

NOTES:


Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.


TYPICAL ELECTRICAL CHARACTERISTICS V_{CB} = 15V, I_C = 10µA, T_A = 25° C, unless otherwise noted.


			CONTRACTOR OF THE PROPERTY OF		1110 110 10 10 10 10 10 10 10 10 10 10 1
PARAMETER	SYMBOL	CONDITIONS	Voc = V _{MAX} T _A = 125 °C	MAT-02N TYPICAL	MATERIAL UNITS
Average Offset Voltage Drift	TCV _{OS}	$10\mu A \le I_C \le 1 mA$ $0 \le V_{CB} \le V_{MAX}$	Vos for Vos < Ves) T = 298k for	0.08	μV/°C
Average Offset Current Drift	TCIOS	I _C = 10μA	otor-Base Voltege (V _{OR}) swept from	alto O rilliv 140 na	PA/°C
Gain-Bandwidth Product	f _T	V _{CE} = 10V, I _C = 10		Jaum 0 200	MHz
Offset Current Change vs V _{CB}	$\Delta I_{OS}/\Delta V_{CB}$	$0 \le V_{CB} \le 40V$	a teken al live temperament extremes	70	pA/V

^{1.} Measured at I $_{\rm C}$ = 10 μ A and guaranteed by design over the specified range of I $_{\rm C}$


TYPICAL PERFORMANCE CHARACTERISTICS









TYPICAL PERFORMANCE CHARACTERISTICS








SMALL-SIGNAL INPUT




SMALL-SIGNAL OUTPUT









NOISE CURRENT DENSITY vs FREQUENCY




TOTAL NOISE vs COLLECTOR CURRENT




COLLECTOR-TO-BASE **LEAKAGE VS TEMPERATURE**




COLLECTOR-TO-COLLECTOR LEAKAGE vs TEMPERATURE




COLLECTOR-TO-COLLECTOR CAPACITANCE vs COLLECTOR-TO-SUBSTRATE VOLTAGE




COLLECTOR-BASE CAPACITANCE vs




COLLECTOR-TO-COLLECTOR **CAPACITANCE** vs



EMITTER-BASE CAPACITANCE VS REVERSE BIAS VOLTAGE





LOG CONFORMANCE TESTING

The log conformance of the MAT-02 is tested using the circuit shown above. The circuit employs a dual transdiode logarithmic converter operating at a fixed ratio of collector currents that are swept over a 10:1 range. The output of each transdiode converter is the V_{BE} of the transistor plus an error term which is the product of the collector current and r_{BE} , the bulk emitter resistance. The difference of the V_{BE} is amplified at a gain of $\times 100$ by the AMP-01 instrumentation amplifier. The differential emitter-base voltage (ΔV_{BE}) consists of a temperature-dependent DC level plus an AC error voltage which is the deviation from true log conformity as the collector currents vary.

The output of the transdiode logarithmic converter comes from the idealized intrinsic transistor equation (for silicon):

$$V_{BE} = \frac{kT}{q} \ln \frac{I_C}{I_S}$$
 where (1)

k = Boltzmann's Constant (1.38062 × 10⁻²³ J/° K)

q = Unit Electron Charge (1.60219 × 10⁻¹⁹ C)

T = Absolute Temperature, °K (= °C + 273.2)

I_S = Extrapolated Current for V_{BF} →0

I_C = Collector Current


An error term must be added to this equation to allow for the bulk resistance (r_{BE}) of the transistor. Error due to the op amp input current is limited by use of the OP-15 BIFET-input op amp. The resulting AMP-01 input is:

$$\Delta V_{BE} = \frac{kT}{q} \ln \frac{I_{C1}}{I_{C2}} + I_{C1} r_{BE1} - I_{C2} r_{BE2}$$
 (2)

A ramp function which sweeps from 1V to 10V is converted by the op amps to a collector current ramp through each transistor. Because I_{C1} is made equal to $10 I_{C2}$, and assuming $T_A = 25^{\circ}$ C, the previous equation becomes:

$$\Delta V_{BF} = 59 \text{mV} + 0.9 I_{C1} r_{BF} (\Delta r_{BF} \sim 0)$$

As viewed on an oscilloscope, the change in ΔV_{BE} for a 10:1 change in I_{C} is then displayed as shown below:



MAT-02

With the oscilloscope AC coupled, the temperature dependent term becomes a DC offset and the trace represents the deviation from true log conformity. The bulk resistance can be calculated from the voltage deviation ΔV_O and the change in collector current (9mA):

$$r_{BE} = \frac{\Delta V_{O}}{9mA} \times \frac{1}{100}$$
 (3)

This procedure finds r_{BE} for Side A. Switching R_1 and R_2 will provide the r_{BE} for Side B. Differential r_{BE} is found by making $R_1 = R_2$.

APPLICATIONS: NONLINEAR FUNCTIONS MULTIPLIER/DIVIDER CIRCUIT

The excellent log conformity of the MAT-02 over a very wide range of collector current makes it ideal for use in log-antilog circuits. Such nonlinear functions as multiplying, dividing, squaring, and square-rooting are accurately and easily implemented with a log-antilog circuit using two MAT-02 pairs (see Figure 1). The transistor circuit accepts three input currents (I_1 , I_2 , and I_3) and provides an output current I_0 according to $I_0 = I_1I_2/I_3$. All four currents must be positive in the log-antilog circuit, but negative input voltages can be

easily accomodated by various offsetting techniques. Protective diodes across each base-to-emitter junction would normally be needed, but these diodes are built into the MAT-02. External protection diodes are therefore not needed.

For the circuit shown in Figure 1, the operational amplifiers make $I_1 = V_\chi/R_1$, $I_2 = V_\gamma/R_2$, $I_3 = V_Z/R_3$, and $I_O = V_O/R_O$. The output voltage for this one-quadrant, log-antilog multiplier/divider is ideally:

$$V_{O} = \frac{R_{3} R_{O}}{R_{1} R_{2}} \frac{V_{X} V_{Y}}{V_{Z}} \quad (V_{X}, V_{Y}, V_{Z} > 0)$$
 (4)

If all the resistors (R_O, R₁, R₂, R₃) are made equal, then V_O = V_XV_Y/V_Z. Resistor values of $50k\Omega$ to $100k\Omega$ are recommended assuming an input range of 0.1V to +10V.

ERROR ANALYSIS

The base-to-emitter voltage of the MAT-02 in its forward-active operation is:

$$V_{BE} = \frac{kT}{q} \ln \frac{I_C}{I_S} + r_{BE} I_C, V_{CB} \sim 0$$
 (5)

The first term comes from the idealized intrinsic transistor equation previously discussed (see equation (1)).




Figure 1. One-Quadrant Multiplier/Divider

 $V_{BE} = \frac{1}{q} \frac{1}{1g}$ where k = Boltzmann's Constant (1.38082 × 10⁻²³ J/° K <math>q = Unit Electron Charge (1.60219 × 10⁻¹⁹ C)

T=Absolute Temperature, *K (= * C + g = Extrapolated Curront for Vpg = 0




Figure 2. Compensation of Bulk Resistance Error

Extrinsic resistive terms and the Early effect cause departure from the ideal logarithmic relationship. For small V_{CB} , all of these effects can be lumped together as a total effective bulk resistance r_{BE} . The $r_{BE}l_{C}$ term causes departure from the desired logarithmic relationship. The r_{BE} term for the MAT-02 is less than 0.5Ω and Δr_{BE} between the two sides is negligible.

Returning to the multiplier/divider circuit of Figure 1 and using Equation (4):

 $V_{BE1A} + V_{BE2A} - V_{BE2B} - V_{BE1B} + (I_1 + I_2 - I_0 - I_3)$ $r_{BE} = 0$ If the transistor pairs are held to the same temperature, then:

$$\frac{kT}{q} ln \frac{l_1 l_2}{l_3 l_0} = \frac{kT}{q} ln \frac{l_{S1A} l_{S2A}}{l_{S1B} l_{S2B}} + (l_1 + l_2 - l_0 - l_3) r_{BE}$$
 (6)

If all the terms on the right-hand side were zero, then we would have In $(I_1\ I_2/I_3\ I_O)$ equal to zero which would lead directly to the desired result:

$$I_0 = \frac{I_1 I_2}{I_3}$$
, where I_1 , I_2 , I_3 , $I_0 > 0$ (7)

Note that this relationship is temperature independent. The right-hand side of Equation (6) is near zero and the output current I_O will be approximately I_1 I_2/I_3 . To estimate error, define ϕ as the right-hand side terms of Equation (6):

$$\phi = \ln \frac{I_{S1A} I_{S2A}}{I_{S1B} I_{S2B}} + \frac{q}{kT} (I_1 + I_2 - I_0 - I_3) r_{BE}$$
 (8)

For the MAT-02, In (I_{SA}/I_{SB}) and I_{CrBE} are very small. For small ϕ , $\epsilon^\phi\sim 1+\phi$ and therefore:

$$\frac{I_1 I_2}{I_3 I_0} = 1 + \phi$$

$$I_0 \sim \frac{I_1 I_2}{I_3} (1 - \phi)$$
(9)

The $\ln{(I_{SA}/I_{SB})}$ terms in ϕ cause a fixed gain error of less than $\pm 0.6\%$ from each pair when using the MAT-02, and this gain error is easily trimmed out by varying R_0 . The I_{CfBE} terms are more troublesome because they vary with signal levels and are multiplied by absolute temperature. At 25°C, kT/q is

approximately 26mV and the error due to an $r_{BE}|_{C}$ term will be $r_{BE}|_{C}$ /26mV. Using an r_{BE} of 0.4Ω for the MAT-02 and assuming a collector-current range of up to $200\mu A$, then a peak error of 0.3% could be expected for an $r_{BE}|_{C}$ error term when using the MAT-02. Total error is dependent on the specific application configuration (multiply, divide, square, etc.) and the required dynamic range. An obvious way to reduce $I_{C}r_{BE}$ error is to reduce the maximum collector current, but then op amp offsets and leakage currents become a limiting factor at low input levels. A design range of no greater than $10\mu A$ to 1mA is generally recommended for most nonlinear function circuits.

A powerful technique for reducing error due to I_{CPBE} is shown in Figure 2. A small voltage equal to I_{CPBE} is applied to the transistor base. For this circuit:

$$V_B = \frac{R_C}{R_2} V_1$$
 and $I_{C} r_{BE} = \frac{r_{BE}}{R_1} V_1$ (10)

The error from r_{Bel}_C is cancelled if R_C/R_2 is made equal to r_{Be}/R_1 . Since the MAT-02 bulk resistance is approximately 0.39 Ω , an R_C of 3.9 Ω and R_2 of 10 R_1 will give good error cancellation.

In more complex circuits, such as the circuit in Figure 1, it may be inconvenient to apply a compensation voltage to each individual base. A better approach is to sum all compensation to the bases of Q1. The "A" side needs a base voltage of $(V_{\rm O}/R_{\rm O}+V_{\rm Z}/R_{\rm 3})$ $r_{\rm BE}$ and the "B" side needs a base voltage of $(V_{\rm X}/R_{\rm 1}+V_{\rm Y}/R_{\rm 2})$ $r_{\rm BE}$. Linearity of better than $\pm 0.1\%$ is readily achievable with this compensation technique.

Operational amplifier offsets are another source of error. In Figure 2, the input offset voltage and input bias current will cause an error in collector current of $(V_{OS}/R_1)+I_B$. A low offset op amp, such as the OP-07 with less than $75\mu V$ of V_{OS} and I_B of less than $\pm 3nA$, is recommended. The OP-22/32, a programmable micropower op amp, should be considered if low power consumption or single-supply operation is needed. The value of frequency-compensating capacitor (C_O) is dependent on the op amp frequency response and peak collector current. Typical values for C_O range from 30pF to 300pF.

FOUR-QUADRANT MULTIPLIER

A simplified schematic for a four-quadrant log/antilog multiplier is shown in Figure 3. As with the previously discussed one-quadrant multiplier, the circuit makes $I_0 = I_1 I_2/I_3$. The two input currents, I_1 and I_2 , are each offset in the positive direction. This positive offset is then subtracted out at the output stage. Assuming ideal op amps, the currents are:

$$I_{1} = \frac{V_{X}}{R_{1}} + \frac{V_{R}}{R_{2}}, I_{2} = \frac{V_{Y}}{R_{1}} + \frac{V_{R}}{R_{2}}$$

$$I_{O} = \frac{V_{X}}{R_{1}} + \frac{V_{Y}}{R_{1}} + \frac{V_{R}}{R_{2}} + \frac{V_{O}}{R_{O}}, I_{3} = \frac{V_{R}}{R_{2}}$$
(11)

From $I_0 = I_1 I_2/I_3$, the output voltage will be:

$$V_{O} = \frac{R_{O} R_{2}}{R_{1}^{2}} \frac{V_{X} V_{Y}}{V_{R}}$$
 (12)

high collector current. For input scaling of $\pm 10V$ full-scale and using a 10V reference, we have a collector-current range for I_1 and I_2 of:

$$\left(\frac{-10}{R_1} + \frac{10}{R_2}\right) \le I_C \le \left(\frac{10}{R_1} + \frac{10}{R_2}\right)$$
 (13)

Practical values for R_1 and R_2 would range from $50k\Omega$ to $100k\Omega$. Choosing an R_1 of $82k\Omega$ and R_2 of $62k\Omega$ provides a collector-current range of approximately $39\mu A$ to $283\mu A$. An R_O of $108k\Omega$ will then make the output scale factor 1/10 and $V_O=V_X\,V_Y/10$. The output, as well as both inputs, are scaled for $\pm\,10V$ full-scale.

Linear error for this circuit is substantially improved by the small correction voltage applied to the base of Q1 as shown in Figure 3. Assuming an equal bulk emitter resistance for each MAT-02 transistor, then the error is nulled if:

$$(I_1 + I_2 - I_3 - I_0) r_{BE} + \rho V_0 = 0$$

The currents are known from the previous discussion, and the relationship needed is simply:

$$V_0 = \frac{r_{BE}}{R_0} V_0$$
 and Figure 1, it

The output voltage is attenuated by a factor of r_{BE}/R_O and applied to the base of Q1 to cancel the summation of voltage drops due to r_{BE}/C terms. This will make $\ln (l_1 \, l_2/l_3 \, l_O)$ more nearly zero which will thereby make $l_O = l_1 \, l_2/l_3$ a more accurate relationship. Linearity of better than 0.1% is readily achievable with this circuit if the MAT-02 pairs are carefully kept at the same temperature.

means of squaring, square rooting, and of raising ratios to arbitrary powers. The excellent log conformity of the MAT-02 allows a wide range of exponents. The general transfer function is:

$$V_{O} = V_{Y} \left(\frac{V_{Z}}{V_{X}} \right)^{m} \tag{15}$$

 V_X , V_Y , and V_Z are input voltages and the exponent "m" has a practical range of approximately 0.2 to 5. Inputs V_X and V_Y are often taken from a fixed reference voltage. With a REF-01 providing a precision $\pm 10V$ to both V_X and V_Y , the transfer function would simplify to:

$$V_0 = 10 \left(\frac{V_Z}{10}\right)^m \tag{16}$$

As with the multiplier/divider circuits, assume that the transistor pairs have excellent matching and are at the same temperature. The $\ln I_{SA}/I_{SB}$ will then be zero. In the circuit of Figure 4, the voltage drops across the base-emitter junctions of Q1 provide:

$$0 = \sin(a) - a \frac{R_B}{R_B + KR_A} V_A = \frac{kT}{q} \ln \frac{I_Z}{I_X} - \cos(a) + a \cos(a)$$
(17)

Iz is Vz/R₁ and Ix is Vx/R₁. Similarly, the relationship for Q2 is:

$$\frac{1}{R_{B} + (1-K)R_{A}} V_{A} = \frac{kT}{q} \ln \frac{I_{O}}{I_{Y}}$$
 (18)

 I_O is V_O/R_O and I_Y is V_Y/R_1 . These equations for Q1 and Q2 can then be combined.

$$\frac{R_{B} + KR_{A}}{R_{B} + (1-K)R_{A}} \ln \frac{I_{Z}}{I_{X}} = \ln \frac{I_{O}}{I_{Y}}$$
 (19)




Figure 3. Four-Quadrant Multiplier

$$V_{O} = \frac{R_{O}}{R_{1}} V_{Y} \left(\frac{V_{Z}}{V_{X}}\right)^{m}, \text{where}$$

$$m = \frac{R_{B} + KR_{A}}{R_{B} + (1-K) R_{A}}$$
(20)

The factor "K" is a potentiometer position and varies from zero to 1.0, so "m" ranges from $R_B/(R_A+R_B)$ to $(R_B+R_A)/R_B$. Practical values are 125Ω for R_B and 500Ω for R_A; these values will provide an adjustment range of 0.2 to 5.0. A value of 100kΩ is recommended for the R₁ resistors assuming a fullscale input range of 10V. As with the one-quadrant multiplier/ divider circuit previously discussed, the V_X, V_Y, and V_Z inputs must all be positive. That A spresheam compassion visulistes

The op amps should have the lowest possible input offsets. The OP-07 is recommended for most applications, although such programmable micropower op amps as the OP-22 or OP-32 offer advantages in low-power or single-supply circuits. The micropower op amps also have very low inputbias-current drift, an important advantage in log/antilog circuits. External offset nulling may be needed, particularly for applications requiring a wide dynamic range. Frequencycompensating capacitors, on the order of 50pF, may be required for A2 and A3. Amplifier A1 is likely to need a larger capacitor, typically 0.0047 µF, to assure stability.

Accuracy is limited at the higher input levels by bulk emitter resistance, but this is much lower for the MAT-02 than for other transistor pairs. Accuracy at the lower signal levels primarily depends on the op amp offsets. Accuracies of Do Dotter than 10.1% over a limited operating

FAST LOGARITHMIC AMPLIFIER

The circuit of Figure 5 is a modification of a standard logarithmic amplifier configuration. Running the MAT-02 at 2.5mA per side (full-scale) allows a fast response with wide dynamic range. The circuit has a 7 decade current range, a 5 decade voltage range, and is capable of 2.5 µsec settling time to 1% with a 1 to 10V step.

The output follows the equation: 1815 language many years

The output follows the equation:
$$V_O = \frac{R_3 + R_2}{R_2} \frac{kT}{q} \ln \frac{V_{REF}}{V_{in}} \tag{21}$$

The output is inverted with respect to the input, and is nominally -1V/decade using the component values indicated.

LOW-NOISE ×1000 AMPLIFIER

The MAT-02 noise voltage is exceptionally low, only 1nV/√ Hz at 10Hz when operated over a collector-current range of 1 to 4mA. A single-ended ×1000 amplifier that takes advantage of this low MAT-02 noise level is shown in Figure 6. In addition to low noise, the amplifier has very low drift and high CMRR. An OP-32 programmable low-power op amp is used for the second stage to obtain good speed with minimal power consumption. Small-signal bandwidth is 1MHz, slewrate is 2.4V/µs, and total supply current is approximately 2.8mA.




Figure 4. Multifunction Converter

MAT-02

Transistors Q2 and Q3 form a 2mA current source $(0.65\text{V}/330\Omega \sim 2\text{mA})$. Each collector of Q1 operates at 1mA. The OP-32 inputs are 3V below the positive supply voltage $(R_L I_C \sim 3V)$. The OP-32's low input offset current, typically less than 1nA, and low offset voltage of 1mV cause negligible error when referred to the amplifier input. Input stage gain is $g_m R_L$, which is approximately 100 when operating at I_C of 1ma with R_L of 3k Ω . Since the OP-32 has a minimum openloop gain of 500,000, total open-loop gain for the composite amplifier is over 50 million. Even at closed-loop gain of 1000, the gain error due to finite open-loop gain will be negligible. The OP-32 features excellent symmetry of slew-rate and very linear gain. Signal distortion is minimal.

Frequency compensation is very easy with this circuit; just vary the set-resistor R_S for the desired frequency response. Gain-bandwidth of the OP-32 varies directly with the supply current. A set resistor of $549k\Omega$ was found to provide the best step response for this circuit. The resultant supply current is found from:

$$R_{SET} = \frac{(V+) - (V-) - (2V_{BE})}{I_{SET}}$$
, $I_{SY} = 15 I_{SET}$ (22)

2 a upi i i i work as a serie i i a serie i a

Figure 5. Fast Logarithmic Amplifier

The I_{SET}, using \pm 15V supplies and an R_{SET} of 549k Ω , is approximately 52 μ A which will result in supply current of 784 μ A.

Dynamic range of this amplifier is excellent; the OP-32 has an output voltage swing of \pm 14V with a \pm 15V supply.

Input characteristics are outstanding. The MAT-02B/F has offset voltage of less than $150\mu V$ at $25^{\circ}\,C$ and a maximum offset drift of $1\mu V/^{\circ}\,C$. Nulling the offset will further reduce offset drift. This can be accomplished by slightly unbalancing the collector load resistors. This adjustment will reduce the drift to less than $0.1\mu V/^{\circ}\,C$.

Input bias current is relatively low due to the high current gain of the MAT-02. The minimum β of 400 at 1mA for the MAT-02B/F implies an input bias current of approximately 2.5 μ A. This circuit should be used with signals having relatively low source impedance. A high source impedance will degrade offset and noise performance.

This circuit configuration provides exceptionally low input noise voltage and low drift. Noise can be reduced even further by raising the collector currents from 1mA to 3mA, but power consumption is then increased.




Figure 6. Low-Noise, Single-Ended X1000 Amplifier



Low Noise, Matched **Dual PNP Transistor**

FEATURES

 Dual Matched PNP Transistor High Gain Bandwidth 190MHz Typ

• Excellent Logarithmic Conformance..... $r_{BE} \simeq 0.3\Omega$ Typ

Available in Die Form

Each transistor is individually tested to data sheet specifications. Device performance is guaranteed at 25°C and over the extended industrial and military temperature ranges. To insure the long-term stability of the matching parameters, internal protection diodes across the base-emitter junction clamp any reverse base-emitter junction potential. This prevents a baseemitter breakdown condition which can result in degradation of gain and matching performance due to excessive breakdown ELECTRICAL CHARACTERISTICS at TA = +25° (.tremus

ORDERING INFORMATION†

T _A = +25°C V _{OS} MAX	PA	PACKAGE					
(μV)	TO-78	LCC	RANGE				
100	MAT03AH*	MAT03ARC/883	MIL				
100	MAT03EH		XIND				
200	MAT03FH	6- 34	XIND				


* For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.

† Burn-in is available on industrial temperature range parts.

GENERAL DESCRIPTION

The MAT-03 dual monolithic PNP transistor offers excellent parametric matching and high frequency performance. Low noise characteristics (1nV/VHz Max @ 1kHz), high bandwidth (190MHz typical), and low offset voltage (100µV Max), makes the MAT-03 an excellent choice for demanding preamplifier applications. Tight current gain matching (3% Max mismatch) and high current gain (100 Min), over a wide range of collector. current, makes the MAT-03 an excellent choice for current mirrors. A low value of bulk resistance (typically 0.3Ω) also makes the MAT-03 an ideal component for applications requiring accurate logarithmic conformance.

PIN CONNECTIONS



ABSOLUTE MAXIMUM RATINGS (Note 1)

Collector-Base Voltage (BV _{CBO})	V
Collector-Emitter Voltage (BVCEO)	
Collector-Collector Voltage (BVCC)	V
Emitter-Emitter Voltage (BV _{EE})	
	A
Emitter Current (I _E)	A
Total Power Dissipation	
Ambient Temperature ≤ 70°C (Note 2) 500m	W
Operating Temperature Range	
MAT-03A55°C to +125°	C
MAT-03E/F40°C to +85°	C

Operating Junction Temperature	-55°C to +150°C
Storage Temperature	
Lead Temperature (Soldering, 60 sec)	+300°C
Junction Temperature	-65°C to +150°C
NOTES:	

1. Absolute maximum ratings apply to both DICE and packaged devices.

Rating applies to TO-78 not using a heat sink, and LCC; devices in free air only.
For TO-78, derate linearly at 6.3mW/°C above 70°C ambient temperature; for LCC, derate at 7.8mW/°C.

ELECTRICAL CHARACTERISTICS at T_A = +25°C, unless otherwise noted.

			N	/AT-03	A		N	/AT-03	E		MAT-03	BF.	
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Current Gain (Note 1)	h _{FE}	$V_{CB} = 0V, -36V$ $I_{C} = 1mA$ $I_{C} = 100\mu A$	100	165 150		RATING ERAYU ANGE	100	165 150	297	80 70	165 150		Y _A = +28°C V _{OS} MAX (µV)
PRINCE PARK CHILD		$I_C = 10\mu A$	80	120	-	THM	80	120	ORABOI	60	120	_	100
Current Gain Matching (Note 2)	Δh_{FE}	$I_C = 100 \mu A, V_{CB} = 0V$	NG. R.G.	0.5	3		_	0.5	3		0.5	6	%
Offset Voltage (Note 3)	Vos	$V_{CB} = 0V, I_C = 100 \mu A$.D.H	40	100	0010 00	-	40	100	8 <u>9</u> data aho nai tampera	40	200	μV
Offset Voltage Change vs Collector Voltage	$\Delta V_{OS}/\Delta V_{CB}$	$I_C = 100 \mu A$ $V_{CB_1} = 0V$ $V_{CB_2} = -36V$	-	11	150		-	11	150	мо	11	200	μV
Offset Voltage Change vs Collector Current	$\Delta V_{OS}/\Delta I_{C}$	$V_{CB} = 0V$ $I_{C_1} = 10\mu A, I_{C_2} = 1mA$	2 _	12	50	lleoxe Leon	e <u>ns</u> it						μV
Bulk Resistance	r _{BE}	$V_{CB} = 0V$, $10\mu A \le I_C \le 1mA$	B ₁ 2	0.3	0.75	andwi di, ma	d rip	0.3	0.75	Vy'Hz Mi V offset v	0.3	0.75	of set of the contract of the
Offset Current	Ios	$I_C = 100 \mu A, V_{CB} = 0 V$	_	6	35	liquua	eng (6	35	enoice f	6	45	nA
Collector-Base Leakage Current	I _{CB₀}	$V_{CB} = -36V = V_{MAX}$	_	50						(nlN40		400	uo no pA
Noise Voltage Density (Note 4)	e _N	$I_C = 1$ mA, $V_{CB} = 0$ fo = 10Hz fo = 100Hz fo = 1kHz fo = 10kHz	=	0.8 0.7 0.7 0.7	2 1 1 1		illy 0 setion	0.8 0.7 0.7 0.7	ot lasn	oulk resis	0.8	av wo	
Collector Saturation Voltage	V _{CE(SAT)}	I _C = 1mA, I _B = 100μA		0.025	0.1		_	0.025	0.1	111-	0.025	0.1	V

NOTES:

1. Current gain is measured at collector-base voltages (V_{CB}) swept from 0 to V_{MAX} at indicated collector current. Typicals are measured at $V_{CB} = 0V$.

2. Current gain matching (Δh_{FE}) is defined as:

$$\Delta h_{FE} = \frac{100 \; (\Delta I_B) \; \; h_{FE} \, (MIN)}{I_C}$$

3. Offset voltage is defined as:

 $V_{OS} = V_{BE_1} - V_{BE_2},$

where V_{OS} is the differential voltage for

$$I_{C_1} = I_{C_2}$$
: $V_{OS} = V_{BE_1} - V_{BE_2} = \frac{KT}{q} \ln \left(\frac{I_{C_1}}{I_{C_2}} \right)$

 Sample tested. Noise tested and specified as equivalent input voltage for each transistor.

PARAMETER	SYMBOL	CONDITIONS	MIN	MAT-03A TYP	MAX	UNITS
		V _{CB} = 0V, -36V				
		I _C = 1mA	70	110	_	
Current Gain	h _{FE}	$I_C = 100 \mu A$	60	100	-	
		$I_C = 10 \mu A$	50	85	-	
Offset Voltage	Vos	$I_C = 100 \mu A, V_{CB} = 0 V$		40	150	μV
Offset Voltage Drift (Note 1)	TCVos	$I_C = 100 \mu A, V_{CB} = 0V$	Pinch & 200 sq. miles	0.3	0.5	μV/°C
Offset Current	Ios	$I_C = 100 \mu A, V_{CB} = 0 V$		man \$3.150 (T.)	85	nA
Breakdown Voltage	BV _{CEO}		36	54		V

NOTE:


ELECTRICAL CHARACTERISTICS at $-40^{\circ}\text{C} \le T_{A} \le +85^{\circ}\text{C}$, unless otherwise noted.


PUNCTURE OF THE PROPERTY OF TH				MAT-03E			MAT	-03F	0.500.00.000.000		
PARAMETER	SYMBOL	200	CONDITIONS	VII = 9	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Current Gain	h _{FE}		$V_{CB} = 0V, -36V$ $I_{C} = 1 \text{mA}$ $I_{C} = 100 \mu \text{A}$ $I_{C} = 10 \mu \text{A}$	V 85-, V0 = V8-, V0 = V8-, V0 = V0 = 8	70 60 50	120 105 90	_	60 50 40	120 105 90		urrent Gain urrent Gain
Offset Voltage	Vos	000	$I_C = 100 \mu A, V_{CB} = 0 V$	Au001 =	W III	30	135	WALL 28	30	265	garloV FμV
Offset Voltage Drift (Note 1)	TCVos		I _C = 100μA, V _{CB} = 0V		VBE	0.3	0.5	_	0.3	1.0	μV/°C
Offset Current	Ios	424	$I_C = 100 \mu A, V_{CB} = 0V$	Amit =	A, <u>ل</u> و	10	85	Ora /SOAT	10	200	notes loonA
Breakdown Voltage	BV _{CEO}	0.75		Ar	36	12/401	-	36	_	+0	Vk Revistan


NOTE:

TYPICAL PERFORMANCE CHARACTERISTICS

WAFER TEST LIMITS at 25°C, unless otherwise noted.








8

MAT-03

DICE CHARACTERISTICS




WAFER TEST LIMITS at 25°C, unless otherwise noted.


PARAMETER		SYMBOL		CONDITIONS		-03N	IARACTER	HO. IAO UNITS
Breakdown Voltage		BV _{CEO}		en des character en anciente de la referencia con des	our Storman attricts in the country or constituting	36	evalus o curcino music	V MIN
Offset Voltage	dAA.		X7K88	$I_C = 100\mu A$, $V_{CB} = 0V$ $10\mu A \le I_C \le 1mA$	сонантона	200	Joansya	μV MAX
Current Gain	120	h _{FE}		$I_C = 1 \text{mA}, V_{CB} = 0 \text{V}, -36 \text{ V}$ $I_C = 10 \mu \text{A}, V_{CB} = 0 \text{V}, -36 \text{V}$	Vos = 0V, -36V 1c = 1mA 1c = 100; A	80 60	4	MIN
Current Gain Match	-00	Δh _{FE}		$I_C = 100 \mu A, V_{CB} = 0V$	Aa01 = 51	6		% MAX
Offset Voltage Change vs. V _{CB}	30	$\Delta V_{OS}/\Delta V_{CB}$	136	$V_{CB_1} = 0V, I_C = 100\mu A$ $V_{CB_2} = -36V$	V0 = 100µA, Vcs = 0V	200	Vos	μV MAX
Offset Voltage Change vs. Collector Current		ΔV _{OS} /ΔI _C	88	$V_{CB} = 0$ $I_{C_1} = 10\mu A, I_{C_2} = 1 mA$	$t_0 = 100 \mu A, V_{CB} = 0 V$ $t_0 = 100 \mu A, V_{CB} = 0 V$	75	eo ¹	μV MAX
Bulk Resistance		r _{BE}		$10\mu A \le I_C \le 1mA$		0.75	BVGEO	Bree XAM O lings
Collector Saturation Voltage		V _{CE(SAT)}		$I_C = 1 \text{mA}$ $I_B = 100 \mu \text{A}$	(asV × asV ii	0.1	est (TCV _{OS} = \	V MAX


NOTE

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.


TYPICAL PERFORMANCE CHARACTERISTICS











TYPICAL PERFORMANCE CHARACTERISTICS Continued























FIGURE 1: SPICE or SABER Model

APPLICATIONS INFORMATION

MAT-03 MODELS

The MAT-03 model (Figure 1) includes parasitic diodes D_3 through D_6 . D_1 and D_2 are internal protection diodes which prevent zenering of the base-emitter junctions.

The analysis programs, SPICE and SABER, are primarily used in evaluating the functional performance of systems. The models are provided only as an aid in utilizing these simulation programs.

MAT-03 NOISE MEASUREMENT

All resistive components (Johnson noise, $e_n^2=4kTBR$, or $e_n=0.13\sqrt{R}$ nV/ \sqrt{Hz} , where R is in $k\Omega$) and semiconductor junctions (Shot noise, caused by current flowing through a junction, produces voltage noise in series impedances such as transistor-collector load resistors, $I_n=0.566\sqrt{I}$ pA/ \sqrt{Hz} where I is in μ A) contribute to the system input noise.

Figure 2 illustrates a technique for measuring the equivalent input noise voltage of the MAT-03. 1mA of stage current is used




FIGURE 2: MAT-03 Voltage Noise Measurement Circuit

measurement circuit must be thermally isolated. Effects of extraneous noise sources must also be eliminated by totally

to bias each side of the differential pair. The $5k\Omega$ collector resistors noise contribution is insignificant compared to the voltage noise of the MAT-03. Since noise in the signal path is referred back to the input, this voltage noise is attenuated by the gain of the circuit. Consequently, the noise contribution of the collector load resistors is only $0.048nV/\sqrt{Hz}$. This is considerably less than the typical $0.8nV/\sqrt{Hz}$ input noise voltage of the MAT-03 transistor.

The noise contribution of the OP-27 gain stages is also negligible due to the gain in the signal path. The op amp stages amplify the input referred noise of the transistors to increase the signal strength to allow the noise spectral density (e $_{\rm n}\times$ 10000) to be measured with a spectrum analyzer. And, since we assume equal noise contributions from each transistor in the MAT-03, the output is divided by $\sqrt{2}$ to determine a single transistor's input noise.

Air currents cause small temperature changes that can appear as low frequency noise. To eliminate this noise source, the

SUPER LOW NOISE AMPLIFIER

shielding the circuit.

The circuit in Figure 3a is a super low noise amplifier with equivalent input voltage noise of $0.32\text{nV}/\sqrt{\text{Hz}}$. By paralleling three MAT-03 matched pairs, a further reduction of amplifier noise is attained by a reduction of the base spreading resistance by a factor of 3, and consequently the noise by $\sqrt{3}$. Additionally, the shot noise contribution is reduced by maintaining a high collector current (2mA/device) which reduces the dynamic emitter resistance and decreases voltage noise. The voltage noise is inversely proportional to the square root of the stage current, and current noise increases proportionally to the square root of the stage current. Accordingly, this amplifier capitalizes on voltage noise reduction techniques at the expense of increasing the current noise. However, high current noise is not usually important when dealing with low impedance sources.




FIGURE 3a: Super Low Noise Amplifier

8

MAT-03

This amplifier exhibits excellent full power AC performance, 0.08% THD into a 600 Ω load, making it suitable for exacting audio applications (see Figure 3b).




FIGURE 3b: Super Low Noise Amplifier – Total Harmonic Distortion

LOW NOISE MICROPHONE PREAMPLIFIER

Figure 4 shows a microphone preamplifier that consists of a MAT-03 and a low noise op amp. The input stage operates at a relatively high quiescent current of 2mA per side, which reduces the MAT-03 transistor's voltage noise. The 1/f corner is less than Hz. Total harmonic distortion is under 0.005% for a 10V $_{p-p}$ signal from 20Hz to 20kHz. The preamp gain is 100, but can be modified by varying R_5 or R_6 ($V_{\rm CUT}/V_{\rm IN}=R_5/R_6+1$).

A total input stage emitter current of 4mA is provided by Q_2 . The constant current in Q_2 is set by using the forward voltage of a

GaAsP LED as a reference. The difference between this voltage and the V_{BE} of a silicon transistor is predictable and constant (to a few percent) over a wide temperature range. The voltage difference, approximately 1V, is dropped across the 250Ω resistor which produces a temperature stabilized emitter current.

CURRENT SOURCES

A fundamental requirement for accurate current mirrors and active load stages is matched transistor components. Due to the excellent V_{BE} matching (the voltage difference between V_{BE} 's required to equalize collector current) and gain matching, the MAT-03 can be used to implement a variety of standard current mirrors that can source current into a load such as an amplifier stage. The advantages of current loads in amplifiers versus resistors is an increase of voltage gain due to higher impedances, larger signal range, and in many applications a wider signal bandwidth.

Figure 5 illustrates a cascode current mirror consisting of two MAT-03 transistor pairs.

The cascode current source has a common base transistor in series with the output which causes an increase in output impedance of the current source since V_{CE} stays relatively constant. High frequency characteristics are improved due to a reduction of Miller capacitance. The small-signal output impedance can be determined by consulting "hOF vs Collector Current" typical graph. Typical output impedance levels approach the performance of a perfect current source.

Considering a typical collector current of 100µA, we have:

$$ro_{Q_3} = \frac{1}{1.0 \mu MHOS} = 1 M\Omega$$




FIGURE 4: Low Noise Microphone Preamplifier

the total output impedance is:

$$R_0 = h_{FE} ro_{Q_3} \simeq (160)(1M\Omega) = 160M\Omega.$$




FIGURE 5: Cascode Current Source

CURRENT MATCHING

The objective of current source or mirror design is generation of currents that are either matched or must maintain a constant ratio. However, mismatch of base-emitter voltages cause output current errors. Consider the example of Figure 6a. If the resistors and transistors are equal and the collector voltages are the same, the collector currents will match precisely. Investigating the current-matching errors resulting from a non-zero $V_{\rm OS}$, we define $\Delta I_{\rm C}$ as the current error between the two transistors.

Graph 6b describes the relationship of current matching errors versus offset voltage for a specified average current I_C . Note that since the relative error between the currents is exponentially proportional to the offset voltage, tight matching is required to design high accuracy current sources. For example, if the offset voltage is $5\,\text{mV}$ at $100\,\mu\text{A}$ collector current, the current matching error would be 20%. Additionally, temperature effects such as offset drift $(3\,\mu\text{V})^{\alpha}\text{C}$ per mV of $V_{OS})$ will degrade performance if Q_1 and Q_2 are not well matched.

DIGITALLY PROGRAMMABLE BIPOLAR CURRENT PUMP

The circuit of Figure 7 is a digitally programmable current pump. The current pump incorporates a DAC-08, and a fast Wilson current source using the MAT-03. Examining Figure 7, the DAC-08 is set for 2mA full-scale range so that bipolar current operation of $\pm 2mA$ is achieved. The Wilson current mirror maintains linearity within the LSB range of the 8-bit DAC-08 $(\pm 2mA/256=15.6\mu A$ resolution) as seen in Figure 8. A negative feedback path established by Q_2 regulates the collector current so that it matches the reference current programmed by the DAC-08.

Collector-emitter voltages across both Q_1 and Q_3 are matched by D_1 , with Q_3 's collector-emitter voltage remaining constant, independent of the voltage across the current source output.

Since Q_2 buffers Q_3 , both transistors in the MAT-03, Q_1 and Q_3 , maintain the same collector current. D_2 and D_3 form a Baker clamp which prevents Q_2 from turning off, thereby improving the switching speed of the current mirror. The feedback serves to

increase the output impedance and improves accuracy by reducing the base-width modulation which occurs with varying collector-emitter voltages. Accuracy and linearity performance of the current pump is summarized in Figure 8.




FIGURE 6a: Current Matching Circuit




FIGURE 6b: Current Matching Accuracy % vs Offset Voltage




FIGURE 7: Digitally Programmable Bipolar Current Pump

MAT-03





FIGURE 8: Digitally Programmable Current Pump – INL Error vs Digital Code






FIGURE 7: Digitally Programmable Bigolar Current Pump

The full scale output of the DAC-08, I_{OUT} , is a linear function of I_{REF} :

$$I_{FR} = \frac{255}{256} \times I_{REF}$$
, and $I_{OUT} + \overline{I_{OUT}} = I_{REF} \left(\frac{255}{256}\right)$

The current mirror output is $I_{OUT} - \overline{I_{OUT}} = I$, so that if $I_{REF} = 2mA$:

$$I = 2I_{OUT} - 1.992mA$$

$$= 2 \left(\frac{\text{Input Code}}{256} \right) (2\text{mA}) - 1.992\text{mA}.$$

DIGITAL CURRENT PUMP CODING

	DIGITAL INPUT	
	B1 B8	OUTPUT CURRENT
FULL RANGE	1111-11112	I = 1.992mA
HALF-RANGE	1000 0000	I = 0.008 mA
ZERO-SCALE	0000 0000	I = -1.992mA

ame, the collector currents will match pecisely investigating aurent-matching errors reculting from a non-zero Vogs, we befine oilogs the current error between the two transistors. In the excribes the current matching errors are so the voltage for a specified everage current in. Note that error the voltage for a specified everage current in. Note that since the relative error between the currents is exponentially proportional to the offset voltage, tight matching is required to design high accuracy current sources. For example, if the offset roltage is 5mV at 100µA collector current the current matching error would be 20%. Additionally, temporature effects such as

DIGITALLY PROGRAMMABLE BIPOLAR CURRENT PUMP. The circuit of Figure 7 is a digitally programmable current pump. The current pump incorporates a DAC-08, and a fast Wilson Current source using the MAT-03. Examining Figure 7, the DAC-08 is set for 2mA full-scale range so that bipolar current corrent or ±2mA is achieved. The Wilson current mirror maintains linearity within the LSB range of the 8-bit DAC-08 (±2mAr256 = 15.5µA resolution) as seen in Figure 8. A negative feedback path established by Ograpulates the collector current feedback path established by Ograpulates the collector current of that it matches the reference current programmed by the

Collector-emitter voltages across both Ω_1 and Ω_2 are matched by Ω_1 , with Ω_3 's collector-emitter voltage remaining constant, independent of the voltage across the current source output.

Since \mathbb{Q}_2 buffers \mathbb{Q}_3 , both transistors in the MAT-03, \mathbb{Q}_1 and \mathbb{Q}_2 , neithain the same collector current. \mathbb{Q}_2 and \mathbb{Q}_3 form a Baker lamp which prevents \mathbb{Q}_2 from turning off, thereby improving the witching speed of the current mirror. The feedbeck serves to



Matched Monolithic Parisistor Quad Transistor

FEATURES

Low Offset Voltage	μV Max
High Current Gain	400 Min
Excellent Current Gain Match	2% Max
Low Noise Voltage at 100Hz, 1mA 2.5nV/	Hz Max
Excellent Log Conformance rBE = 0.	.6Ω Max

Matching Guaranteed for All Transistors

Available in Die Form

ORDERING INFORMATION [†]

T .0500	PACK	AGE	ODEDATING
$T_A = +25^{\circ}C$ V_{OS} MAX (μV)	CERDIP 14-PIN	PLASTIC 14-PIN	OPERATING TEMPERATURE RANGE
200	MAT04AY*		MIL
200	MAT04EY	_ an	IND
400	MAT04BY*	_	MIL
400	MAT04FY	MAT04FP	XIND
400	165 - 330	MAT04FS ^{††}	XIND

For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.

Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.

For availability and burn-in information on SO and PLCC packages, contact your local sales office.


GENERAL DESCRIPTION

The MAT-04 is a guad monolithic NPN transistor that offers excellent parametric matching for precision amplifier and nonlinear circuit applications. Performance characteristics of the MAT-04 include high gain (400 minimum) over a wide range of collector current, low noise (2.5nV/√ Hz maximum at 100Hz. I_c = 1 mA) and excellent logarithmic conformance. The MAT-04 also features a low offset voltage of 200µV and tight current gain matching, to within 2%. Each transistor of the MAT-04 is individually tested to data sheet specifications. For matching parameters (offset voltage, input offset current, and gain match), each of the dual transistor combinations are verified to meet stated limits. Device performance is quaranteed at 25°C and over the industrial and military temperature ranges.

The long-term stability of matching parameters is guaranteed by the protection diodes across the base-emitter junction of each transistor. These diodes prevent degradation of beta and matching characteristics due to reverse bias base-emitter

The superior logarithmic conformance and accurate matching characteristics of the MAT-04 makes it an excellent choice for use in log and antilog circuits. The MAT-04 is an ideal choice in applications where low noise and high gain are required.

PIN CONNECTIONS



ABSOLUTE MAXIMUM RATINGS (Note 1)

Collector-Base Voltage (BV _{CBO})	
Collector-Emitter Voltage (BV _{CEO})	40V
Collector-Collector Voltage (BV _{CC})	40V
Emitter-Emitter Voltage (BV _{EE})	40V
Collector Current	
Emitter Current	
Substrate (Pin-4 to Pin-11) Current	
Operating Temperature Range	
MAT-04AY, BY	55°C TO +125°C
MAT-04EY	25°C TO +85°C
MAT-04FY,FP,FS	40°C to +85°C
Storage Temperature	
Y Package	65°C to +150°C
P Package	65°C to +125°C
Lead Temperature (Soldering, 60 sec) .	+300°C

PACKAGE TYPE	Θ _{jA} (Note 2)	Θ _{jc}	UNITS
14-Pin CERDIP (Y)	108	16	°C/W
14-Pin Plastic DIP (P)	83	39	°C/W
14-Pin SO (S)	120	36	°C/W
VALUE OF THE PARTY			

NOTES:

- 1. Absolute maximum ratings apply to both DICE and packaged parts, unless otherwise noted.
- Θ_{iA} is specified for worst case mounting conditions, i.e., Θ_{iA} is specified for device in socket for CerDIP and P-DIP packages; Θ_{iA} is specified for device soldered to printed circuit board for SO package.

-	-	-	-	ж.	-	A.	

A. Ch. 1 h. 1656			M.	AT-04/	A/E	M			
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Current Gain	h _{FE}	10μ A \leq I _C \leq 1 mA 0 V \leq V _{CB} \leq 30V (Note 1)	400	800		300	600	i <u>la</u> ltag t Galn	Low Offset I
Current Gain Match	Δh _{FE}	$I_C = 100 \mu A$ $0V \le V_{CB} \le 30V$ (Note 2)	2% Star ReM Hex 60 Max	0.5					Excellent Co % Low Noise to Excellent Lo
Offset Voltage	Vos	$10\mu A \le I_C \le 1mA$ $0V \le V_{CB} \le 30V$ (Note 4)	-	50	200	ienerT (IA r			Akatiching Gi
Offset Voltage Change vs Collector Current	$\Delta V_{OS}/\Delta I_{C}$	$10\mu A \le I_C \le 1 \text{mA}$ $V_{CB} = 0V$ (Note 4)		5	25	1 MC	10 10	50	ORDERING IN
Offset Voltage Change vs V _{CB}	$\Delta V_{OS}/\Delta V_{CB}$	$10\mu A \le I_C \le 1mA$ $0V \le V_{CB} \le 30V$ (Note 4)	RATURE	50	100	PLASTIC 14-PIN	100	200	XAM SO LV
Bulk Emitter Resistance	r _{BE VS}) epsilo	$10\mu A \le I_C \le 1 \text{mA}$ $V_{CB} = 0V$ (Note 5)		0.4	0.6		0.4	0.6	200 Ω 200 400
Input Bias Current	l _B	$I_{C} = 100 \mu A$ $0V \le V_{CB} \le 30V$	<u>a</u> /	125	250	_ MATOLES	165	330	004 nA
Input Offset Current	I _{OS}	$I_{C} = 100 \mu A$ $V_{CB} = 0 V$	ni aneg en	0.6	5	a <u>ta,</u> sheet. si aad industrial	2	13	An The Son And Andrews
Breakdown Voltage	BV _{CEO}	$I_C = 10\mu A$	40		NP 101 6	40	nas-Di	bas 99	OniBasio SiGnio V
Collector Saturation Voltage	V _{CE(SAT)}	$I_B = 100 \mu A$ $I_C = 1 m A$	-	0.03	0.06	-	0.03	0.06	vour local aales o
Collector-Base Leakage Current	Ісво	V _{CB} = 40V		5	-	-	5	ACTION D	pA
	per 03 ignisebio e _n	$V_{CB} = 0V$ $f_{O} = 10Hz$ $I_{C} = 1mA$ $f_{O} = 100Hz$ (Note 3) $f_{O} = 1kHz$	t effers	2 1.8 1.8	3 2.5 2.5	L Mithic NPN 1 Lor precisio	2 1.8 1.8	4 3 3	al NO-T nV/√Hz
Gain Bandwidth Product	f _T	$I_C = 1mA$ $V_{CE} = 10V$	ant to a	300	cver a	normance of the community of the communi	300	oncond high g	Hear circuit apparents of the circuit apparent
Output Capacitance	Сово	$V_{CB} = 15V$ $I_E = 0$ f = 1MHz	TODRIZ, AAT-04	10	mikem Borgen	ongo oim ul t	10	nelle o i	e bns (Am 1 pF
Input Capacitance	C _{EBO}	$V_{BE} = 0V$ $I_{C} = 0$ f = 1MHz	unigam T⊈4 is	40		otelensal 45	40	S nizir	w of gninopp

NOTES:

^{1.} Current gain measured at $I_C=10\mu A,\,100\mu A$ and 1mA.

^{2.} Current gain match is defined as: $\Delta h_{FE} = \frac{100 (\Delta I_B) (h_{FE} min)}{I_B}$

^{3.} Sample tested.

^{4.} Measured at $I_{C}=10\,\mu\text{A}$ and guaranteed by design over the specified range of $I_{C}.$

Guaranteed by design.

ELECTRICAL CHARACTERISTICS at $-25^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$ for MAT-04E, $-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$ for MAT-04F, unless otherwise noted. Each transistor is individually tested. For matching parameters $(\text{V}_{\text{OS}}, \text{I}_{\text{OS}})$ each dual transistor combination is verified to meet stated limits. All tests made at endpoints unless otherwise noted.

			N	AT-0	4E	N	MAT-04	F	
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Current Gain	h _{FE}	$10\mu A \le I_C \le 1mA$ $0V \le V_{CB} \le 30V$ (Note 1)	225	625		200	500	-	
Offset Voltage	V _{OS}	$10\mu A \le I_C \le 1mA$ $0V \le V_{CB} \le 30V$ (Note 3)	-	60	260		120	520	μV
Average Offset Voltage Drift	TCV _{OS}	$I_C = 100 \mu A$ $V_{CB} = 0 V$ (Note 2)	-	0.2	1:	1 1 1	0.4	2	μV/°C
Input Bias Current	I _B	$I_{C} = 100 \mu A$ $0V \le V_{CB} \le 30V$	-	160		2 = 0.000 Inch, 1		500	nA
Input Offset Current	los	$I_C = 100 \mu A$ $V_{CB} = 0 V$	-	4	20	-	8	40	nA
Average Offset Current Drift	TCI _{OS}	$I_C = 100 \mu A$ $V_{CB} = 0 V$	-	50	-	_	100	-	pA/°C
Breakdown Voltage	BV _{CEO}	of vilaubivic = 10µA la sosti dos	40	esiste	nilo <u>za</u> c	100 0°85+ 40	ris 21	IMIT.	VAFERTEST
Collector-Base Leakage Current	easing amioobr	V _{CB} = 40V	meet sta	0.5	inev al	r combination	0.5	dual tr	nA nA
Collector-Emitter Leakage Current	I _{CES}	V _{CE} = 40V		5	MOD_	109/ <u>64</u>	5		RETEMAN nA
Collector-Substrate Leakage Current	I _{CS}	V _{CS} = 40V	- 4	0.7	≥ A0 —	_	0.7	_	Ourrant Gain An
				-					PERSONAL PROPERTY AND INCOME.


ELECTRICAL CHARACTERISTICS at $-55^{\circ}\text{C} \le T_{A} \le 125^{\circ}\text{C}$ unless otherwise noted. Each transistor is individually tested. For matching parameters (V_{OS}, I_{OS}) each dual transistor combination is verified to meet stated limits. All tests made at endpoints unless otherwise noted.

			MAT-04/			4A MAT-			-04B egatioV featio	
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX		TYP	MAX	UNITS	
		$10\mu A \le I_C \le 1mA$		(1)	etol/)				Collector Current	
Current Gain	h _{FE}	0V ≤ V _{CB} ≤ 30V	175	475	Aujūr —	125	425	_		
XAMVii	009	(Note 1)	V0	62_V	2 V0	ww.Vellan.Vellan.			Officer Voltage	
		$10\mu A \le I_C \le 1mA$							SOA smallderns ACE	
Offset Voltage	Vos	$0V \le V_{CB} \le 30V$	Am	70	300	_	140	600	μV	
XAMO	8.6	(Note 3)		Va	N. V.				Bulk Emitter Realsto	
Average Office		$I_C = 100 \mu A$			(Note	20				
Average Offset Voltage Drift	TCV _{OS}	V _{CB} = 0V	_	0.2	. 1	_	0.4	2	μV/°C	
Voltage Dilit	0.00	(Note 2)								
In a d Binn O		$I_C = 100 \mu A$			0					
Input Bias Current	l _B	$0V \le V_{CB} \le 30V$	100	210	570	_	235	800	themus asia surrent	
		$I_{C} = 100 \mu A$		140						
Input Offset Current	los	$V_{CB} = 0V$	_	6	30		12	60	nA	
Average Offset		I _C = 100μA			*60*					
Current Drift	TCI _{OS}	V _{CB} = 0V	-	50	t = g/T	GBo ^{V∈}	100	_	pA/°C	
Breakdown Voltage	BV _{CEO}	I _C = 10μA	40	_	_	40	_	_	BTV	
Collector-Base	erd loss, yield after pecket ceanable and to the	V 40V	or the exist on	hoanel:	nette shown: specifications	stellanen obvi	reiner in t	minutes of	na dise also accompanies	
Leakage Current	I _{CBO}	V _{CB} = 40V		5	et trene and the second	Armendalism T	5		nA	
Collector-Emitter		V - 40V	PARES	400			400			
Leakage Current	CES	V _{CE} = 40V		100		_	100	- T	nA	
Collector-Substrate		V 40V		-			_			
Leakage Current	cs	V _{CS} = 40V		1			7		nA	

NOTES

- 1. Current gain measured at $I_C = 10\mu A$, $100\mu A$ and 1mA.
- 2. Guaranteed by V_{OS} test (TCV_{OS} \lesssim V_{OS}/T for V_{OS} << V_{BE}) T = 298°K for T_A = 25°C.
- 3. Measured at $I_{\rm C}=10\mu{\rm A}$ and guaranteed by design over the specified range of $I_{\rm C}$.

ELECTRICAL CHARACTERISTICS at -25-0 st, s +85-0 tot MATONE, -40-0 s t, s 485 (SDITSITS)



DIE SIZE 0.060 x 0.060 inch, 3600 sq. mils (1.52 x 1.52 mm, 2.31 sq. mm)

- tated limits. All tests made at endpoin SOLLECTOR noted.

 - 2. Q BASE 3. Q EMITTER
 - 4. SUBSTRATE
 - 5. Q EMITTER
 - 6. Q BASE
 - 7. Q₂ COLLECTOR 8. Q₃ COLLECTOR
 - 9. Q BASE
 - 10. Q EMITTER 11. SÜBSTRATE

 - 12. Q₄ EMITTER 13. Q₄ BASE
 - 14. Q COLLECTOR

WAFER TEST LIMITS at T A = +25°C unless otherwise noted. Each transistor is individually tested. For matching parameters (VOS) I_{OS} , Δh_{FE}) each dual transistor combination is verified to meet stated limits. All tests made at endpoints unless otherwise noted.


PARAMETER	SYMBOL	CONDITIONS	V04 = 30V	MAT-04N LIMITS	UNITS
Current Gain	h _{FE}	$I_{C} = 100\mu A$ $0V \le V_{CB} \le 30V$	V _{OS} = 40V	300	NIM uctor-Substrate
Current Gain Match	Δh _{FE}	$I_{C} = 100 \mu A, V_{CB} = 0 V$		4	% MAX
Offset Voltage			at -50 C = 1 _A = 123 of translation combination of the translation combined to the translation of the trans		μV MAX
Offset Voltage Change vs Collector Current	ΔV _{OS} /ΔI _C	$10\mu A \le I_C \le 1mA$ $V_{CB} = 0V$ (Note 1)	GONETTIONB 10uA ≤ I ≥ 1inA	50	μν мах
Offset Voltage Change us VCB	$\Delta V_{OS}/\Delta V_{CB}$	10μ A ≤ I _C ≤ 1mA 0V ≤ V _{CB} ≤ 30V (Note 1)	V00 = 10 V at V0 (1 otal/l) $Amt \ge nt \ge Au0t$	200	MAX Vμ
Bulk Emitter Resistance	r _{BE}	$10\mu A \le I_C \le 1mA$ $V_{CB} = 0V$ (Note 2)	$V00 \approx 30V \approx 00$ (8 atol4) $Au001 \approx 01$	0.6	ΩΜΑΧ
Collector Saturation Voltage	V _{CE(SAT)}	I _B = 100μA I _C = 1mA	VU = soV (S eloH)	0.06	V MAX
Input Bias Current	I _B	$I_{C} = 100\mu A$ $0V \le V_{CB} \le 30V$	Adoo - 01 V05≥ 20V ≥ V0	330	nA MAX
Input Offset Current	I _{os}	$I_C = 100\mu A$ $V_{CB} = 0V$	Vo ₂ = 0V	13	nA MAX
Breakdown Voltage	BV _{CEO}	I _C = 10μA	V0 = g ₀ V	40	MIN Vient Onle


NOTE:


Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualifications through sample lot assembly and testing.


1. Cummingelin measured at $t_{\rm C}=10\mu A$, 100 µA and 11 nA.
2. Cumminded by $V_{\rm OS}$ test (TOV_{OS} is $V_{\rm OS}$ if the $V_{\rm OS}$ if the $V_{\rm OS}$ test (TOV_{OS} is $V_{\rm OS}$ if the $V_{\rm OS}$ is the second of the second


TYPICAL PERFORMANCE CHARACTERISTICS


























8







APPLICATION NOTES

It is recommended that one of the substrate pins (Pins 4 and 11) be tied to the most negative circuit potential to minimize coupling between devices. Pins 4 and 11 are internally connected.

APPLICATIONS

CURRENT SOURCES

The MAT-04 can be used to implement a variety of high impedance current mirrors as shown in Figures 1, 2, and 3. These current mirrors can be used as biasing elements and load devices for amplifier stages.




FIGURE 1: Unity Gain Current Mirror, I_{OUT} = I_{REF}

The unity-gain current mirror of Figure 1, using a MAT-04AY, has an accuracy of better than 1% and an output impedance of over $100 M\Omega$ at $100 \mu A$. Figures 2 and 3 show modified current mirrors designed for a current gain of two, and one-half respectively. The accuracy of these mirrors is reduced from that of the unity-gain source due to base current errors but is still better than 2%.




FIGURE 2: Current Mirror, $I_{OUT} = 2(I_{REF})$





FIGURE 2: Current Mirror, I_{OUT} = 2(I_{REF})

Figure 4 is a temperature independent current sink that has an accuracy of better than 1% over the military temperature range at an output current of 100μA to 1 mA. The Schottky diode acts as a clamp to insure correct circuit start-up at power on. The resistors used in this circuit should be 1% metal-film type.

FIGURE 4: Temperature Independent Current Sink, $I_{OUT} = 10V/R\Omega$



NONLINEAR FUNCTIONS

An application where precision matched-transistors are a powerful tool is in the generation of nonlinear functions. These circuits are based on the transistor's logarithmic property which takes the following idealized form:

$$V_{BE} = \frac{kT}{q} ln \frac{I_C}{I_S}$$

The MAT-04, with its excellent logarithmic conformance, maintains this idealized function over many decades of collector current. This, in addition to the stringent parametric matching of the MAT-04, enables the implementation of extremely accurate log/antilog circuits.

The circuit of Figure 5 is a vector summer that adds and subtracts logged inputs to generate the following transfer function:


$$V_{OUT} = \frac{1}{\sqrt{2}} \sqrt{V_A^2 + V_B^2}$$

This circuit uses two MAT-04AYs and maintains an accuracy of better than 0.5% over an input range of 10mV to 10V. The layout of the MAT-04s reduces errors due to matching and temperature differences between the two precision quad matched-transistors.

Op amps A1 and A2 translate the input voltages into logarithmic valued currents (I_A and I_B in Figure 5) that flow through transistor Q₃ and Q₅. These currents are summed by transistor Q₄ (I_O = I_A + I_B = $\sqrt{I_1^2 + I_2^2}$) which feeds the current-to-voltage converter consisting of op amp A3. To maintain accuracy, 1% metal-film resistors should be used.

8

FIGURE 5: Vector Summer



LOW NOISE, HIGH SPEED INSTRUMENTATION AMPLIFIER

The circuit of Figure 6 is a very low noise, high speed amplifier, ideal for use in precision transducer and professional audio applications. The performance of the amplifier is summarized in Table I. Figure 7 shows the input referred spot noise over the 0-25kHz bandwidth to be flat at $1.2\text{nV}/\sqrt{\text{Hz}}$. Figure 8 highlights the low 1/f noise corner at 2Hz.

The circuit uses a high speed op amp, the OP-17, preceded by an input amplifier. This consists of a precision dual matched-transistor, the MAT-02, and a feedback V-to-I converter, the MAT-04. The arrangement of the MAT-04 is known as a "linearized cross quad" which performs the voltage-to-current conversion. The OP-17 acts as an overall nulling amplifier to complete the feedback loop. Resistors R1, R2, and R3, R4 form voltage dividers that attenuate the output voltage swing since the "cross quad" arrangement has a limited input range. Biasing for the input stage is set by zener diode Z1. At low currents the effective zener voltage is about 3.3V due to the soft knee characteristic of the zener diode. This results in a bias current of 530 μ A per side for the input stage. The gain of this amplifier with the values shown in Figure 6 is:

$$\frac{V_{OUT}}{V_{IN}} = \frac{33000}{R_G}$$

TABLE I: Instrumentation Amplifier Characteristics

Input Noise Voltage Density	G = 1000 G = 100 G = 10	3.011V/V FIZ
Bandwidth	G = 500 G = 100 G = 10	400kHz 1MHz 1.2MHz
Slew Rate	implicance incidence at it	40V/μs
Common-Mode Rejection	G = 1000	130dB
Distortion	6 = 100 f = 20Hz to 20kHz	0.03%
Settling Time	G = 1000	ig H to hear 10μs
Power Consumption	penerate the following tra	350mW

FIGURE 6: Low Noise, High Speed Instrumentation Amplifier




FIGURE 7: Spot Noise of the Instrumentation Amplifier from 0-25kHz at a Gain of 1000






FIGURE 8: Low Frequency Noise Spectrum Showing Low 2Hz Noise Corner. Gain = 1000.





VOLTAGE-CONTROLLED ATTENUATOR

The voltage-controlled attenuator (VCA) of Figure 9, widely used in professional audio circles, can easily be implemented using a MAT-04. The excellent matching characteristics of the MAT-04 enables the VCA to have a distortion level of under 0.03% over a wide range of control voltages. The VCA accepts a 3V RMS input and easily handles the full 20Hz-20kHz audio bandwidth as shown in Figure 10. Noise level for the VCA is more than 110dB below maximum output.

In the voltage-controlled attenuator, the input signal modulates the stage current of each differential pair. Op amps A2 and A3 in conjunction with transistors Q5 and Q6 form voltage-to-current converters that transform a single input voltage into differential currents which form the stage currents of each differential pair. The control voltage shifts the current between each side of the two differential pairs, regulating the signal level reaching the output stage which consists of op amp A1. Figure 11 shows the increase in signal attenuation as the control voltage becomes more negative.

The ideal transfer function for the voltage-controlled attenuator is:

$$V_{OUT}/V_{IN} = \frac{2}{1 + exp\left(\left(-V_{CONTROL}\right)\left(\frac{R14}{R13 + R14}\right) \left/ \left(\frac{kT}{q}\right)\right)}$$

Where k = Boltzmann constant 1.38 × 10⁻²³ J/°K

T = temperature in °K

 $q = electronic charge = 1.602 \times 10^{-19}C$

From the transfer function it can be seen that the maximum gain of the circuit is 2 (6dB).

To insure best performance, resistors R2 through R7 should be 1% metal film resistors. Since capacitor C2 can see small amounts of reverse bias when the control voltage is positive, it may be prudent to use a nonpolarized tantalum capacitor.

FIGURE 10: Voltage-Controlled Attenuator, Attenuation vs Frequency




FIGURE 11: Voltage-Controlled Attenuator, Attenuation vs Control Voltage





FIGURE 10: Voltage-Controlled Attenuation
Attenuation vs Frequency









Contents

	Page
Selection Guide	9–2
Orientation	9–3
AC2626 - General Purpose Temperature Probe	9–5
AD590 - Two-Terminal IC Temperature Transducer	9–7
AD592 - Low Cost, Precision IC Temperature Transducer	. 9-17
TMP-01 - Low Power, Programmable Temperature Controller	. 9–25

9

Selection Guide Temperature Sensors

Model	I _{OUT} μΑ/Κ	V _{OUT} mV/K	Cal Error °C max	Nonlin °C max	Package Options ¹	Temp Range ²	Page	Comments
AC2626	1	_	0.5-5	0.3-1.5 Steel Sheath	3/16" Stainless	C, M	9-5	General Purpose Temperature Probe 4" and 6" Length
AD590	1	-	0.5-5	0.3-1.5	7, 9	M+	9-7	Wide Temperature Range, Accurate
AD592	1	_	0.5-2.5	0.15-0.35	2	I+	9-17	Low Cost, Accurate
*TMP-01	-	5	1.2-6	0.4-1.0	2, 3, 6, 7, 11	I, M+	9-25	Complete Programmable Temperature Controller

¹Package Options: 1 = Hermetic DIP, Ceramic or Metal; 2 = Plastic or Epoxy Sealed DIP; 3 = Cerdip; 4 = Ceramic Leadless Chip Carrier; 5 = Plastic Leadled Chip Carrier; 6 = Small Outline "SOIC" Package; 7 = Hermetic Metal Can; 8 = Hermetic Metal Can DIP; 9 = Ceramic Flatpack; 10 = Plastic Quad Flatpack, 11 = Single-in-Line "SIP" Package; 12 = Ceramic Leadled Chip Carrier; 13 = Nonhermetic Ceramic/Glass DIP; 14 = J-Leadled Ceramic Package; 15 = Ceramic Pin Grid Array; 16 = TO-92; 17 = Plastic Pin Grid Array.

²Temperature Ranges: C = Commercial, 0°C to +70°C; I = Industrial, -40°C to +85°C (Some older products -25°C to +85°C); M = Military, -55°C to +125°C. Boldface Type: Product recommended for new design.

*New product.

Orientation Temperature Sensors

Integrated circuit temperature transducers offer a number of advantages over other temperature measurement technologies such as RTDs and thermistors. They offer linear output temperature coefficients, eliminating the need for linearization circuitry. The output signal levels are generally larger than other types of sensor outputs and are more immune to noise and interference. Integrated circuit sensors are available in a variety of temperature ranges, output formats, and temperature coefficients.

Integrated circuit temperature transducers will find applications in cold junction compensation of thermocouples, appliance temperature sensing, automotive temperature measurement and control, HVAC (heating, ventilating and air conditioning) system monitoring, industrial temperature control, board-level electronic temperature diagnostics, temperature readout options in instrumentation, and temperature-correction circuitry for precision electronics.

Current Output Temperature Transducers

The devices in this section are two-terminal monolithic integrated circuits designed to measure temperatures within the range -55°C to $+150^{\circ}\text{C}$. When +4 V to +30 V of excitation voltage is applied, they act as current sources that provide an output proportional to absolute temperature, 1 μ A/K. Expressed in degrees Celsius (T_{C}),

$$I = 1 \mu A/^{\circ}C \cdot T_C = 273.2 \mu A$$

Current Temperature transducers have a number of advantages:

- They are based on a linear relationship and are highly repeatable.
- The current is independent of voltage drops, voltage noise common-mode voltage, and practically independent of excitation voltage
- The current can be translated to a voltage at a remote destination via an appropriate value of resistance (V = IR); simple offsetting circuitry may be used when necessary.
- They are easy to use; they don't require linearization circuitry, high precision voltage amplifiers, resistance-measuring circuitry or cold-junction compensation.

Indeed, they are themselves widely used for cold-junction compensation of thermocouple circuitry.

Voltage Output Temperature Transducers

When voltage drops and noise are not an important consideration in design, it may be more convenient to work with a voltage output temperature transducer. These provide a direct output to an analog-to-digital converter or a comparator setpoint. The following products provide a voltage output while performing other functions as well.

AD22100 Ratiometric Voltage Output Temperature Sensor The AD22100 is a monolithic temperature sensor with on-chip signal conditioning that operates over the range of -50° C to $+150^{\circ}$ C. The output voltage is proportional to the temperature times the supply current. This unique feature allows the

AD22100 supply voltage to act as a voltage reference for an analog-to-digital converter, eliminating the need for a separate voltage reference. The part has a 22.5 mV/°C temperature coefficient when operated with a 5 V supply. It will be available in a TO-5 can, TO-92 or 4-pin SIP. See the section on Automotive Components for a preliminary data sheet.

AD680 Voltage Reference and REF-02 +5 V Voltage Reference

These voltage references have an extra pin that outputs a voltage proportional to absolute temperature. They are convenient to use when both a temperature sensor and a voltage reference are required. See the section on Voltage Reference in Volume II of the Data Converter Reference Manual.

Setpoint Controllers

TMP-01 Low Power Programmable Temperature Controller The TMP-01 is a complete, easy-to-use programmable thermostat in a single 8-pin package. In addition to a highly linear sensor with a buffered output calibrated to 5 mV/K, it features over- and under-temperature comparators. The user can program these temperature comparators by dividing a stable 2.5 V reference voltage output with external potentiometers, or by simply applying the appropriate voltage source. The opencollector outputs of the comparators are capable of driving TTL/ CMOS logic, cables, and small relays directly. Setpoint hysteresis is also programmable. Operating over wide temperature (-55°C to +150°C) and supply (4.5 V to 25 V) ranges, it is offered in two grades which are calibrated to 2°C or 4°C accuracy over the specified temperature ranges (with no external adjustments required). In addition to the low cost 8-pin mini-DIP and surface mount SOL packages, the TMP-01 is available in the ceramic DIP, TO-99 metal can, and in die form.

RELATED PRODUCTS

The AD594, AD595, AD596 and AD597 are monolithic thermocouple amplifiers with built in cold junction compensation. These can be used with thermocouples to get a precalibrated output of 10 mV/°C, or can be configured as a setpoint controller. They can also be connected as a voltage or current output temperature sensor. See the section on Signal Conditioning Components in this reference manual.

Analog Devices's wide offering of complete Signal Conditioners (found in this volume) provide many creative options for interfacing a wide variety of transducers to their respective measurement systems. Also, Analog Devices offers a diverse range of operational amplifiers, instrumentation amplifiers, and isolation amplifiers to meet all of your signal conditioning needs. For the optimal choice, consult Volume I of this set, the Amplifier Reference Manual. For background information, the Transducer Interfacing Handbook, published by Analog Devices (1980), provides valuable insight in understanding, designing, and applying transducers in physical systems. It is available for \$14.50 (hard-cover) from P.O. Box 9106, Norwood, MA 02062-9106.

Orientation Temperature Sensors

Integrated circuit temperature transducers enter a humber of salvantages over other temperature measurement technicalogies such as RTDs and thermistors. They offer finear output temperature coefficients, climinating the need for linearization circuitry. The output signal levels are generally larger than other upper of sensor outputs and are more immume to noise and interference. Integrated circuit sensors are available in a veriety of temperature rangers, output formars, and temperature coefficients.

Integrated circuit temperature transducers will find applications in cold junction compensation of thermocouples, appliance temperature sensing, automotive temperature measurement and control, HVAC (heating, venelating and air conditionity) system monitoring, industrial temperature control, heard-level electronic temperature diagnostics, temperature readout options in instrumentation, and temperature-correction circuitry for precision reference.

Current Output Temperature Transducers

The devices in this section are two-terminel monolithic integrated circuits designed to measure temperatures within the cange ~55% to +150%. When +4 V to +30 V of excitation witness applied, they act as current sources that provide on coupur proportional to absolute temperature, I pA/K. Expressional configurations of the comparature, I pA/K. Expressions of the configurature, I pA/K.

 $t = 1 \text{ uA/C} \cdot T_c = 273.2 \text{ uA}$

Correct Temperature transducers have a number of advantages:

- They are based on a linear relationship and are highly repeatable.
- The current is independent of voltage drops, voltage noise common-mode voltage, and practically independent of excitation voltage.
- The current can be translated to a voltage at a remote destination via an appropriate value of resistance (V = IR); simple offsetting circuitry may be used when necessary.
- They are easy to use; they don't require linearization citcuirty, high precision voltage emplifiers, resistance measuring circuitty or cold-junction compensation.

Indeed, they are themselves widely used for cold-junction compensation of thermocouple circuitry.

Voltage Output Temperature Transducers.

When voltage drops and noise are not an incortant consideration in design, it may be more convenient to work with a voltage output temperature massducer. These provide a direct output to an analog-to-digital converter or a comparator setpoint. The following products provide a voitage output while performing other functions as well.

1022100 Ratiometric Voltage Output Temperature Scineor

The AD22100 is a monolithic temperature sensor with on-chip
ignal conditioning that operates over the range of -50°C to
+150°C. The output voltage is proportional to the temperature
intersection amonty contract. This unique feature allows the

AD22100 supply voltage to act as a voltage reference for an analog-to-digited converter, eliminating the need for a separate voltage reference. The part has a 22.5 mV/C temperature coefficient when operated with a 5 V supply. It will be available in a TO-5 can, TO-92 or 4-pin SIP. See the section on Automotive Components for a preliminary data sheet.

AD650 Voltage Reference and REF-02 +5 V Voltage

These voltage retarences have an extra pin that outputs a voltage proportional to absolute temperature. They are convenient to use when both a temperature sensor and a voltage reference are required. See the section on Voltage Reference in Voltage II of the Data Converter Reference Measure!.

Caronint Controllers

TAIP.01 Low Power Programmable Temperature Controller The TMP-01 is a complete, easy-to-use programmable thermoara in a single 3-pin package. In addition to a highly linear sensor with a builfered output calibrated to 5 mV/K, it features
sor with a builfered output calibrated to 5 mV/K, it features
over- and under-temperature comparators. The user can profreference voltage output with external potentiometers, or by
simply applying the appropriate voltage source. The opencollected outputs of the comparators are capeble of driving TTL/
CMOS logic, cables, and small relays directly. Serpoint
hysteresis is also programmable. Operating over wide umporatime (~55°C to +150°C) and supply (4.5 V to 25 V) ranges, it is
offered in two grades which are calibrated to 2°C of 4°C nocurices over the specified temperature ranges (with no executal
adjustments required). In addition to the low cost 8-pin mirel
DIP and surface mount SOL packages, the TMP-01 is available
in the coranne DIP, TO-99 metal can, and in die form.

OF A PRODUCTS

The AD594, AD595, AD596 and AD597 are monolishic thermocouple amplifiers with bailt in cold junction compensation.

There can be used with thermocouples to get a precalibrated output of 10 mV/C, or can be configured as a serpoint control ber. They can also be connected as a voltage or current output temperature sensor. See the section on Signal Conditioning.

Components in this reference manual.

Analog Devices's wide offering of complex Signal Conditioners found in this volume) provide many creative options for interfacing a wide variety of transducers to their respective measurement systems. Also, Analog Devices offers a diverse range of operational snaphibers, instrumentation amplifiers, and isolation snaphibers to meet all of your signal conditioning needs. For the optimal choice, consult Volume I of this set, the Amphiber Hotter and Lor background information, the Transducer Intervalues Lawrence in Supplied by Analog Devices (1980), provides transducers in physical systems. It is evailable for \$14.50 (hardcover) from P.O. Box \$100, Nearood, MA 02062-9166.





General Purpose Temperature Probe

AC2626

FEATURES

Linear Current Output: 1μA/K Wide Range: -55°C to +150°C

Laser Trimmed Sensor (AD590) to ±1.0°C Calibration Accuracy (AC2626L)

Excellent Linearity: ±0.4°C Over Full Range (AC2626L)
6 Inch or 4 Inch Standard, Stainless Steel Sheath
3/16 Inch in Outside Diameter
3 Feet Teflon Coated Lead Wire
Wide Power Supply Range +4V to +30V

Low Cost

Fast Response: 2 Seconds (In Stirred Water)

Sensor Isolated From Sheath



The AC2626 is a stainless steel tubular probe measuring 3/16 inch (4.76mm) in outside diameter and is available in 6 inch (152.4mm) or 4-inch (101.6mm) lengths. The probe is available in linearity grades of 0.3°C, 0.4°C, 0.8°C or 1.5°C.

The probe is designed for both liquid and gaseous immersion applications as well as temperature measurements in refrigeration or any general temperature monitoring application.

For taking measurements in pipes or other closed vessels, the AC2629 compression fitting is available. The AC2629 may be applied anywhere along the probe and is supplied in two materials. The low cost AC2629B is constructed of brass and the higher priced AC2629SS is made of stainless steel.

PRODUCT HIGHLIGHTS

The AC2626 is based on the AD590 temperature transducer, a two terminal integrated circuit which produces an output current linearly proportional to absolute temperature.

Costly linearization circuitry, precision voltage amplifiers, resistance measuring circuitry and cold junction compensation are not needed in applying the AC2626.

Due to the high impedance current output of the AD590, the AC2626 is particularly useful in remote sensing applications, because of its insensitivity to voltage drops over lines. The output characteristics also make the AC2626 easy to multiplex.

In addition to temperature measurement, applications include temperature compensation, biasing proportional to absolute temperature, flow rate measurement, level detection of fluids and anemometry.

DIRECT INTERFACE PRODUCTS

For display and/or control applications, two companion products are available. The AD2038, 6 channel digital thermometer,




and the AD2040, low cost temperature indicator, were designed to be used in conjunction with the AC2626.

- 1. The AD2038 is a low cost, ac line powered 6 channel digital scanning thermometer designed to interface to printers, computers, serial data transmitters, etc., for display, control, logging or transmission of multi-point temperature data. Channel selection is made via three methods: manual, using the switch provided on the front; auto/scan, where the AD2038 cycling on an internal clock can continually scan the six input channels or external selection, where control inputs provided on the rear connector enable channel selection via external BCD coding.
- 2. The AD2040 is a low cost, 3 digit temperature indicator. An internal precision voltage reference, resistor network and span and zero adjusts allow the AD2040 to read out directly in °C, °F, K or R. User selectable readout as well as all other connections, i.e., +5V dc power and AC2626 interface are all made via the terminal block on the rear.

APPLICATION HINTS

- 1. Under all operating conditions, a minimum 4V dc must be present across the AC2626.
- Use of twisted pair wiring is recommended, particularly for remote applications or in high noise environments. Shielded wire is desirable in severe noise environments.
- For the lowest cost, the J and K grades are recommended. Where probe interchangeability is desired, grade L is recommended.

AC2626 — SPECIFICATIONS (typical @ +25°C and +5V unless otherwise specified)



If more detailed information is desired, see the AD590 data sheet and application note.



Two-Terminal IC Temperature Transducer

AD590*

FEATURES

Linear Current Output: 1μ A/K Wide Range: -55° C to $+150^{\circ}$ C

Probe Compatible Ceramic Sensor Package
Two-Terminal Device: Voltage In/Current Out


Laser Trimmed to ±0.5°C Calibration Accuracy (AD590M) Excellent Linearity: ±0.3°C Over Full Range (AD590M)

Wide Power Supply Range: +4V to +30V

Sensor Isolation from Case

Low Cost

PIN DESIGNATIONS



BOTTOM VIEW

PRODUCT DESCRIPTION

The AD590 is a two-terminal integrated circuit temperature transducer which produces an output current proportional to absolute temperature. For supply voltages between +4V and +30V the device acts as a high impedance, constant current regulator passing 1μ A/K. Laser trimming of the chip's thin film resistors is used to calibrate the device to 298.2μ A output at 298.2K (+25°C).

The AD590 should be used in any temperature sensing application below +150°C in which conventional electrical temperature sensors are currently employed. The inherent low cost of a monolithic integrated circuit combined with the elimination of support circuitry makes the AD590 an attractive alternative for many temperature measurement situations. Linearization circuitry, precision voltage amplifiers, resistance measuring circuitry and cold junction compensation are not needed in applying the AD590.

In addition to temperature measurement, applications include temperature compensation or correction of discrete components, biasing proportional to absolute temperature, flow rate measurement, level detection of fluids and anemometry. The AD590 is available in chip form making it suitable for hybrid circuits and fast temperature measurements in protected environments.

The AD590 is particularly useful in remote sensing applications. The device is insensitive to voltage drops over long lines due to its high impedance current output. Any well-insulated twisted pair is sufficient for operation hundreds of feet from the receiving circuitry. The output characteristics also make the AD590 easy to multiplex: the current can be switched by a CMOS multiplexer or the supply voltage can be switched by a logic gate output.

*Covered by Patent No. 4,123,698.

PRODUCT HIGHLIGHTS

- 1. The AD590 is a calibrated two terminal temperature sensor requiring only a dc voltage supply (+4V to +30V). Costly transmitters, filters, lead wire compensation and linearization circuits are all unnecessary in applying the device.
- State-of-the-art laser trimming at the wafer level in conjunction with extensive final testing insures that AD590 units are easily interchangeable.
- 3. Superior interference rejection results from the output being a current rather than a voltage. In addition, power requirements are low (1.5mW's @ 5V @ +25°C). These features make the AD590 easy to apply as a remote sensor.
- 4. The high output impedance (> $10M\Omega$) provides excellent rejection of supply voltage drift and ripple. For instance, changing the power supply from 5V to 10V results in only a $1\mu A$ maximum current change, or 1°C equivalent error.
- The AD590 is electrically durable: it will withstand a forward voltage up to 44V and a reverse voltage of 20V. Hence, supply irregularities or pin reversal will not damage the device.

AD590 — SPECIFICATIONS ($@ +25^{\circ}C$ and $V_s = +5V$ unless otherwise noted)

Model	AD590J		AD59	OOK	THIS THE DOLL
monosturo Transducor	Min Typ	Max	Min Typ	Max Max	Units
ABSOLUTE MAXIMUM RATINGS				A 100 A 100 A 100 A	E W SEED WEST STREET, IN
Forward Voltage (E + to E -)		+44		+44	Volts
Reverse Voltage (E + to E -)		-20		- 20	Volts
Breakdown Voltage (Case to E + or E -)		± 200		± 200	Volts
Rated Performance Temperature Range ¹	-55	+150	-55	+ 150	°C SERUTARE
Storage Temperature Range ¹	-65	+155	-65	+ 155	Current Out of
Lead Temperature (Soldering, 10 sec)		+ 300		+ 300	°C
POWER SUPPLY	111111111111111111111111111111111111111		agax	nic Seasor Paci	Probe Compatible Cera
Operating Voltage Range	+ 4	+ 30	+4 3VO ans	+ 30	Volts I have made over
OUTPUT		CAIDGE		C Campianon	G.O. OF DEMAND TAKE.
Nominal Current Output @ +25°C (298.2K)	298.2		298	.2 "F sevO O"E.	A insent I melland
Nominal Temperature Coefficient	1		1	ige: 44V to 43t	μA/K
Calibration Error @ +25°C		±5.0		±2.5	O C I noits out sound
Absolute Error (over rated performance					Low Con
temperature range)					
Without External Calibration Adjustment		±10		±5.5	°C
With + 25°C Calibration Error Set to Zero		±3.0		±2.0	°C
Nonlinearity		±1.5		±0.8	°C
Repeatability ²		± 0.1		±0.1	°C
Long Term Drift ³		± 0.1		±0.1	°C
Current Noise	40		40		pA/√Hz
					RODUCT DESCRIPTION
$+4V \le V_S \le +5V$	0.5				
$+5V \le V_S \le +15V$					
$+15V \le V_S \le +30V$			0.1		μA/V magnesi of lead
Case Isolation to Either Lead	10 ¹⁰		1010202000 1010		30V the device actsors
Effective Shunt Capacitance	Z S 001 -of-the-art		100		pF A language to the language
Electrical Turn-On Time	matica dai 20		20		esisters is used to can
			11/2-19		98.2K (+25°C).
(Reverse Voltage = 10V)	10		primes senting		he ADS90 should Aqua
PACKAGE OPTIONS5	hoine a current	-susqi	d electrical ter	ch conventions	ion below +150°C in wh
TO-52 (H-03A)					are sensors are currently
Flat Pack (F-2A) and vines of year 00 20 A of			AD59	0KF	monolithic integrated e

Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. Specifications shown in boldface are tested on all production units at final electrical tests. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

¹The AD590 has been used at −100°C and +200°C for short periods of measurement with no physical damage to the device. However, the absolute errors specified apply to only the rated performance temperature range.

Amaximum deviation between +25°C readings after temperature cycling between -55°C and +150°C; guaranteed not tested.

³Conditions: constant +5V, constant +125°C; guaranteed, not tested.

⁴Leakage current doubles every 10°C.

⁵For outline information see Package Information section.

Specifications subject to change without notice.

Model Model and and an experience of the contracting	sat wol	AD590L	leads and siefed can	seal the	AD590M	thes of gold tance welder	ar 400 es sitem A .as
the device is then forced to be a multiple of	Min	Тур	Max	Min	Тур	Max	Units
ABSOLUTE MAXIMUM RATINGS							pinoestili
Forward Voltage (E+ to E-)						+44	Volts
Reverse Voltage (E + to E -)			-20			-20	Volts
Breakdown Voltage (Case to E + or E -)			± 200				Volts
Rated Performance Temperature Range ¹	-55		+150	-55		+150	°C
Storage Temperature Range ¹	-65		+155	-65		+ 155	°C
Lead Temperature (Soldering, 10 sec)			+ 300				°C
POWER SUPPLY	suddan or	20/20/	t the fid.	ring unde	reblos shi	ie 1.5 mil th	sed for ti
Operating Voltage Range	+4		+ 30			+ 30	Volts
OUTPUT	A BINS O	34 722	розипов			overia and	Banand
Nominal Current Output @ +25°C (298.2K)		298.2		ly bonde	298.2		μА
Nominal Temperature Coefficient		1		tuenib ni	he chip is		μA/K
Calibration Error @ +25°C			±1.0	nen using	W, bil lars	±0.5	°C
Absolute Error (over rated performance				rqsal ad a		nd clup subs	ie forms, t
temperature range)				in opera		ting), for co	red, (flos
Without External Calibration Adjustment			±3.0			±1.7	°C
With + 25°C Calibration Error Set to Zero			±1.6	1-1-1-1-1		±1.0	°C
Nonlinearity			±0.4			±0.3	°C
Repeatability ²			±0.1	16		±0.1	°C
Long Term Drift ³			±0.1			± 0.1	°C
Current Noise		40			40		pA√Hz
Power Supply Rejection				7778		ALERSON AND	property and
$+4V \le V_S \le +5V$		0.5		Lake	0.5		μA/V
$+5V \le V_S \le +15V$		0.2			0.2		μA/V
$+15V \le V_S \le +30V$		0.1		I Alam	0.1		μA/V
Case Isolation to Either Lead		10^{10}		es latin	1010		Ω
Effective Shunt Capacitance		100			100		pF
Electrical Turn-On Time		20		18	20		μs
Reverse Bias Leakage Current ⁴				San			F 10
(Reverse Voltage = 10V)		10		13	10		pA
PACKAGE OPTION ⁵			1 100	AND AND			orded by
TO-52(H-03A)		AD590LH			AD590MF		
Flat Pack (F-2A)		AD590LF		ESIS	AD590MF	SEATE SETTING THE PROPERTY OF SECTION AND SECTION AS NOT THE PROPERTY OF SECTION AS NOT THE P	



TEMPERATURE SCALE CONVERSION EQUATIONS

AD590

The 590H has 60μ inches of gold plating on its Kovar leads and Kovar header. A resistance welder is used to seal the nickel cap to the header. The AD590 chip is eutectically mounted to the header and ultrasonically bonded to with 1 MIL aluminum wire. Kovar composition: 53% iron nominal; 29% ±1% nickel; 17% ±1% cobalt; 0.65% manganese max; 0.20% silicon max; 0.10% aluminum max; 0.10% magnesium max; 0.10% zirconium max; 0.10% titanium max; 0.06% carbon max.

The 590F is a ceramic package with gold plating on its Kovar leads, Kovar lid, and chip cavity. Solder of 80/20 Au/Sn composition is used for the 1.5 mil thick solder ring under the lid. The chip cavity has a nickel underlay between the metalization and the gold plating. The AD590 chip is eutectically mounted in the chip cavity at 410°C and ultrasonically bonded to with 1 mil aluminum wire. Note that the chip is in direct contact with the ceramic base, not the metal lid. When using the AD590 in die form, the chip substrate must be kept electrically isolated, (floating), for correct circuit operation.

METALIZATION DIAGRAM



CIRCUIT DESCRIPTION1

The AD590 uses a fundamental property of the silicon transistors from which it is made to realize its temperature proportional characteristic: if two identical transistors are operated at a constant ratio of collector current densities, r, then the difference in their base-emitter voltages will be (kT/q)(In r). Since both k, Boltzman's constant and q, the charge of an electron, are constant, the resulting voltage is directly porportional to absolute temperature (PTAT).

In the AD590, this PTAT voltage is converted to a PTAT current by low temperature coefficient thin film resistors. The total current of the device is then forced to be a multiple of this PTAT current. Referring to Figure 1, the schematic diagram of the AD590, Q8 and Q11 are the transistors that produce the PTAT voltage. R5 and R6 convert the voltage to current. Q10, whose collector current tracks the collector currents in Q9 and Q11, supplies all the bias and substrate leakage current for the rest of the circuit, forcing the total current to be PTAT. R5 and R6 are laser trimmed on the wafer to calibrate the device at +25°C.

Figure 2 shows the typical V-I characteristic of the circuit at +25°C and the temperature extremes.




Figure 1. Schematic Diagram




Figure 2. V-I Plot

¹ For a more detailed circuit description see M.P. Timko, "A Two-Terminal IC Temperature Transducer," IEEE J. Solid State Circuits, Vol. SC-11, p. 784-788, Dec. 1976.

Understanding the Specifications—AD590

EXPLANATION OF TEMPERATURE SENSOR SPECIFICATIONS

The way in which the AD590 is specified makes it easy to apply in a wide variety of different applications. It is important to understand the meaning of the various specifications and the effects of supply voltage and thermal environment on accuracy.

The AD590 is basically a PTAT (proportional to absolute temperature)¹ current regulator. That is, the output current is equal to a scale factor times the temperature of the sensor in degrees Kelvin. This scale factor is trimmed to 1μ A/K at the factory, by adjusting the indicated temperature (i.e. the output current) to agree with the actual temperature. This is done with 5V across the device at a temperature within a few degrees of 25° C (298.2K). The device is then packaged and tested for accuracy over temperature.

CALIBRATION ERROR

At final factory test the difference between the indicated temperature and the actual temperature is called the calibration error. Since this is a scale factor error, its contribution to the total error of the device is PTAT. For example, the effect of the 1°C specified maximum error of the AD590L varies from 0.73°C at -55°C to 1.42°C at 150°C. Figure 3 shows how an exaggerated calibration error would vary from the ideal over temperature.




Figure 3. Calibration Error vs. Temperature

The calibration error is a primary contributor to maximum total error in all AD590 grades. However, since it is a scale factor error, it is particularly easy to trim. Figure 4 shows the most elementary way of accomplishing this. To trim this circuit the temperature of the AD590 is measured by a reference temperature sensor and R is trimmed so that $V_T = 1 mV/K$ at that temperature. Note that when this error is trimmed out at one temperature, its effect is zero over the entire temperature range. In most applications there is a current to voltage conversion resistor (or, as with a current input ADC, a reference) that can be trimmed for scale factor adjustment.




Figure 4. One Temperature Trim

ERROR VERSUS TEMPERATURE: WITH CALIBRATION ERROR TRIMMED OUT

Each AD590 is also tested for error over the temperature range with the calibration error trimmed out. This specification could also be called the "variance from PTAT" since it is the maximum difference between the actual current over temperature and a PTAT multiplication of the actual current at 25° C. This error consists of a slope error and some curvature, mostly at the temperature extremes. Figure 5 shows a typical AD590K temperature curve before and after calibration error trimming.




Figure 5. Effect of Scale Factor Trim on Accuracy

ERROR VERSUS TEMPERATURE: NO USER TRIMS

Using the AD590 by simply measuring the current, the total error is the "variance from PTAT" described above plus the effect of the calibration error over temperature. For example the AD590L maximum total error varies from 2.33°C at -55°C to 3.02°C at 150°C. For simplicity, only the larger figure is shown on the specification page.

NONLINEARITY (COMO a se

Nonlinearity as it applies to the AD590 is the maximum deviation of current over temperature from a best-fit straight line. The nonlinearity of the AD590 over the -55°C to +150°C range is superior to all conventional electrical temperature sensors such as thermocouples, RTD's and thermistors. Figure 6 shows the nonlinearity of the typical AD590K from Figure 5.




Figure 6. Nonlinearity

Figure 7A shows a circuit in which the nonlinearity is the major contributor to error over temperature. The circuit is trimmed by adjusting R_1 for a 0V output with the AD590 at 0°C. R_2 is then adjusted for 10V out with the sensor at 100°C. Other pairs of temperatures may be used with this procedure as long as they are measured accurately by a reference sensor. Note that for +15V output (150°C) the V+ of the op amp must be greater than 17V. Also note that V- should be at least -4V: if V- is ground there is no voltage applied across the device.

¹ T(°C) = T(K) -273.2; Zero on the Kelvin scale is "absolute zero"; there is no lower temperature.




Figure 7A. Two Temperature Trim




Figure 7B. Typical Two-Trim Accuracy

VOLTAGE AND THERMAL ENVIRONMENT EFFECTS

The power supply rejection specifications show the maximum expected change in output current versus input voltage changes. The insensitivity of the output to input voltage allows the use of unregulated supplies. It also means that hundreds of ohms of resistance (such as a CMOS multiplexer) can be tolerated in series with the device.

It is important to note that using a supply voltage other than 5V does not change the PTAT nature of the AD590. In other words, this change is equivalent to a calibration error and can be removed by the scale factor trim (see previous page).

The AD590 specifications are guaranteed for use in a low thermal resistance environment with 5V across the sensor. Large changes in the thermal resistance of the sensor's environment will change the amount of self-heating and result in changes in the output which are predictable but not necessarily desirable.

The thermal environment in which the AD590 is used determines two important characteristics: the effect of self heating and the response of the sensor with time.




Figure 8. Thermal Circuit Model

Figure 8 is a model of the AD590 which demonstrates these characteristics. As an example, for the TO-52 package, $\theta_{\rm JC}$ is the thermal resistance between the chip and the case, about

its surroundings and is determined by the characteristics of the thermal connection. Power source P represents the power dissipated on the chip. The rise of the junction temperature, $T_{\rm I}$, above the ambient temperature $T_{\rm A}$ is:

$$T_J - T_A = P(\theta_{JC} + \theta_{CA}).$$
 Eq. 1

Table I gives the sum of θ_{JC} and θ_{CA} for several common thermal media for both the "H" and "F" packages. The heat-sink used was a common clip-on. Using Equation 1, the temperature rise of an AD590 "H" package in a stirred bath at +25°C, when driven with a 5 V supply, will be 0.06°C. However, for the same conditions in still air the temperature rise is 0.72°C. For a given supply voltage, the temperature rise varies with the current and is PTAT. Therefore, if an application circuit is trimmed with the sensor in the same thermal environment in which it will be used, the scale factor trim compensates for this effect over the entire temperature range.

MEDIUM	$\theta_{\rm IC} + \theta_{\rm CA}$	(°C/watt)	τ (sec) (Note 3)		
	A salt H no	no a <u>F</u> mix	H	el <u>A</u> spec	
Aluminum Block	30	10	0.6	0.1	
Stirred Oil1	42	60	1.4	0.6	
Moving Air ²					
With Heat Sink	45	- 1	5.0	_	
Without Heat Sink	115	190	13.5	10.0	
Still Air	1 /20				
With Heat Sink	191		108	_	
Without Heat Sink	480	650	60	30	

 $^{^1}$ Note: τ is dependent upon velocity of oil; average of several velocities listed above.

Table I. Thermal Resistances

The time response of the AD590 to a step change in temperature is determined by the thermal resistances and the thermal capacities of the chip, C_{CH} , and the case, C_{C} . C_{CH} is about 0.04 watt-sec/ $^{\circ}$ C for the AD590. C_{C} varies with the measured medium since it includes anything that is in direct thermal contact with the case. In most cases, the single time constant exponential curve of Figure 9 is sufficient to describe the time response, T(t). Table I shows the effective time constant, τ , for several media.




Figure 9. Time Response Curve

² Air velocity \(9ft/sec.

³The time constant is defined as the time required to reach 63.2% of an instantaneous temperature change.






Figure 10. Variable Scale Display

Figure 10 demonstrates the use of a low-cost Digital Panel Meter for the display of temperature on either the Kelvin, Celsius or Fahrenheit scales. For Kelvin temperature Pins 9, 4 and 2 are grounded; and for Fahrenheit temperature Pins 4 and 2 are left open.

The above configuration yields a 3 digit display with 1°C or 1°F resolution, in addition to an absolute accuracy of ±2.0°C over the -55°C to +125°C temperature range if a one-temperature calibration is performed on an AD590K, L, or M.




Figure 11. Series & Parallel Connection

Connecting several AD590 units in series as shown in Figure 11 allows the minimum of all the sensed temperatures to be indicated. In contrast, using the sensors in parallel yields the average of the sensed temperatures.

The circuit of Figure 12 demonstrates one method by which differential temperature measurements can be made. R_1 and R_2 can be used to trim the output of the op amp to indicate




Figure 12. Differential Measurements

a desired temperature difference. For example, the inherent offset between the two devices can be trimmed in. If V+ and V- are radically different, then the difference in internal dissipation will cause a differential internal temperature rise. This effect can be used to measure the ambient thermal resistance seen by the sensors in applications such as fluid level detectors or anemometry.




Figure 13. Cold Junction Compensation Circuit for Type J Thermocouple

Figure 13 is an example of a cold junction compensation circuit for a Type J Thermocouple using the AD590 to monitor the reference junction temperature. This circuit replaces an ice-bath as the thermocouple reference for ambient temperatures between +15°C and +35°C. The circuit is calibrated by adjusting R_T for a proper meter reading with the measuring junction at a known reference temperature and the circuit near +25°C. Using components with the T.C.'s as specified in Figure 13, compensation accuracy will be within $\pm 0.5^{\circ}$ C for circuit temperatures between +15°C and +35°C. Other thermocouple types can be accommodated with different resistor values. Note that the T.C.'s of the voltage reference and the resistors are the primary contributors to error.




Figure 14. 4 to 20mA Current Transmitter

Figure 14 is an example of a current transmitter designed to be used with 40V, $1k\Omega$ systems; it uses its full current range of 4mA to 20mA for a narrow span of measured temperatures. In this example the 1µA/K output of the AD590 is amplified to 1mA/°C and offset so that 4mA is equivalent to 17°C and 20mA is equivalent to 33°C. R_T is trimmed for proper reading at an intermediate reference temperature. With a suitable choice of resistors, any temperature range within the operating limits of the AD590 may be chosen.




Figure 15. Simple Temperature Control Circuit

Figure 15 is an example of a variable temperature control circuit (thermostat) using the AD590. RH and RL are selected to set the high and low limits for R_{SET}. R_{SET} could be a simple pot, a calibrated multi-turn pot or a switched resistive divider. Powering the AD590 from the 10V reference isolates the AD590 from supply variations while maintaining a reasonable voltage (~7V) across it. Capacitor C₁ is often needed to filter extraneous noise from remote sensors. RB is determined by the β of the power transistor and the current requirements of

Figure 16 shows how the AD590 can be configured with an 8bit DAC to produce a digitally controlled set point. This




Figure 16. DAC Set Point

particular circuit operates from 0 (all inputs high) to +51°C (all inputs low) in 0.2°C steps. The comparator is shown with 1°C hysteresis which is usually necessary to guard-band for extraneous noise; omitting the 5.1MΩ resistor results in no hysteresis.




Figure 17. AD590 Driven from CMOS Logic

The voltage compliance and the reverse blocking characteristic of the AD590 allows it to be powered directly from +5V CMOS logic. This permits easy multiplexing, switching or pulsing for minimum internal heat dissipation. In Figure 17 any AD590 connected to a logic high will pass a signal current through the current measuring circuitry while those connected to a logic zero will pass insignificant current. The outputs used to drive the AD590's may be employed for other purposes, but the additional capacitance due to the AD590 should be taken into account.




Figure 18. Matrix Multiplexer

CMOS Analog Multiplexers can also be used to switch AD590 current. Due to the AD590's current mode, the resistance of such switches is unimportant as long as 4V is maintained across the transducer. Figure 18 shows a circuit which combines the principal demonstrated in Figure 17 with an 8 channel CMOS Multiplexer. The resulting circuit can select one of eighty sensors over only 18 wires with a 7 bit binary word. The inhibit input on the multiplexer turns all sensors off for minimum dissipation while idling.





Figure 19. 8-Channel Multiplexer

Figure 19 demonstrates a method of multiplexing the AD590 in the two-trim mode (Figure 7). Additional AD590's and their associated resistors can be added to multiplex up to 8 channels of $\pm 0.5^{\circ} \text{C}$ absolute accuracy over the temperature range of -55°C to $+125^{\circ} \text{C}$. The high temperature restriction of $+125^{\circ} \text{C}$ is due to the output range of the op amps; output to $+150^{\circ} \text{C}$ can be achieved by using a +20 V supply for the op amp.



Flance 13. Matrix Multiclase

CMOS Analog Multiplexers can also be used to switch ADS90 current. Due to the ADS90's current mode, the resistance of such switches is unimportant as long as 4V is maintained across the transducer. Figure 18 shows a victoit which combines the orincipal demonstrated in Figure 17 with an 8 chantel CMOS Multiplexer. The resulting circuit can select one of eighty sensors over only 18 wires with a 7 bit binary word. The inhibit input on the multiplexer tuens all sensors off for minimum dissipation while idling.




Figure 19. & Channel Idultiplaxer

Figure 19 demonstrates a method of multiplexing the ADS90 in the two-trium mode (Figure 7). Additional ADS90's and their associated resistors can be added to multiplex up to 8 channels of ±0.5° C absolute accuracy over the temperature range of -55° C to +125° C. The high temperature restriction of +125° C is due to the output range of the op anys; output to ~150° C can be achieved by using a +20V supply for the op any.





Low Cost, Precision IC Temperature Transducer

AD592*


FEATURES

High Precalibrated Accuracy: 0.5°C max @ 25°C Excellent Linearity: 0.15°C max (0 to +70°C) Wide Operating Temperature Range: -25°C to +105°C Single Supply Operation: +4V to +30V Excellent Repeatability and Stability

High Level Output: 1μA/K
Two Terminal Monolithic IC: Temperature In/

Current Out
Minimal Self-Heating Errors

CONNECTION DIAGRAM



*PIN 2 CAN BE EITHER ATTACHED OR UNCONNECTED

BOTTOM VIEW

PRODUCT DESCRIPTION

The AD592 is a two terminal monolithic integrated circuit temperature transducer that provides an output current proportional to absolute temperature. For a wide range of supply voltages the transducer acts as a high impedance temperature dependent current source of $1\mu A/K$. Improved design and laser wafer trimming of the IC's thin film resistors allows the AD592 to achieve absolute accuracy levels and nonlinearity errors previously unattainable at a comparable price.

The AD592 can be employed in applications between -25°C and $+105^{\circ}\text{C}$ where conventional temperature sensors (i.e., thermistor, RTD, thermocouple, diode) are currently being used. The inherent low cost of a monolithic integrated circuit in a plastic package, combined with a low total parts count in any given application, make the AD592 the most cost effective temperature transducer currently available. Expensive linearization circuitry, precision voltage references, bridge components, resistance measuring circuitry and cold junction compensation are not required with the AD592.

Typical application areas include; appliance temperature sensing, automotive temperature measurement and control, HVAC (heating/ventilating/air conditioning) system monitoring, industrial temperature control, thermocouple cold junction compensation, board-level electronics temperature diagnostics, temperature readout options in instrumentation, and temperature correction circuitry for precision electronics. Particularily useful in remote sensing applications, the AD592 is immune to voltage drops and voltage noise over long lines due to its high impedance current output. AD592s can easily be multiplexed; the signal current can be switched by a CMOS multiplexer or the supply voltage can be enabled with a tri-state logic gate.

The AD592 is available in three performance grades; the AD592AN, AD592BN and AD592CN. All devices are packaged in a plastic TO-92 case rated from -45°C to +125°C. Performance is specified from -25°C to +105°C. AD592 chips are also available, contact the factory for details.

PRODUCT HIGHLIGHTS

- With a single supply (4V to 30V) the AD592 offers 0.5°C temperature measurement accuracy.
- A wide operating temperature range (-25°C to +105°C) and highly linear output make the AD592 an ideal substitute for older, more limited sensor technologies (i.e., thermistors, RTDs, diodes, thermocouples).
- The AD592 is electrically rugged; supply irregularities and variations or reverse voltages up to 20V will not damage the device.
- Because the AD592 is a temperature dependent current source, it is immune to voltage noise pickup and IR drops in the signal leads when used remotely.
- The high output impedance of the AD592 provides greater than 0.5°C/V rejection of supply voltage drift and ripple.
- Laser wafer trimming and temperature testing insures that AD592 units are easily interchangeable.
- Initial system accuracy will not degrade significantly over time. The AD592 has proven long term performance and repeatability advantages inherent in integrated circuit design and construction.

AD592 — SPECIFICATIONS (typical @ $+25^{\circ}$ C, $V_s = +5V$ unless otherwise noted)

6 99	AD592AN		AD592BN		GF8,76	AD5920	CN			
Model	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
ACCURACY	CAN WELL H	2 cm 2					- CENTRO	ALENE ACTOR IN	Mr. Monoral an	OWN RESIDENCE AND ADMINISTRA
Calibration Error @25°C1		1.5	2.5		0.7	1.0		0.3	0.5	°C
$T_A = 0 \text{ to } + 70^{\circ}\text{C}$			Sept 1							THE RES
Error over Temperature		1.8	3.0		0.8	1.5		0.4	0.8	°C
Nonlinearity ²		0.15	0.35	-	0.1	0.25		0.05	0.15	°C
$T_A = -25 \text{ to } + 105^{\circ}\text{C}$										STATISTICS
Error over Temperature ³	DHMNO	2.0	3.5		0.9	2.0		0.5	1.0	°C
Nonlinearity ²		0.25	0.5		0.2	0.4	D.G.6 1A	0.1	0.35	°C
OUTPUT CHARACTERISTICS	1		7			COLDER D. C	a W. Assis	M. 524 751	- A yearson on	a attenue de la
Nominal Current Output						H - 25°C S	grielf en		in a Bussi	redin posts
@25°C(298.2K)		298.2			298.2		- 02 VB-1	298.2	yangO yilo	μА
Temperature Coefficient		1			1		ntElclet@	1	datasaa	μA/°C
Repeatability ⁴			0.1			0.1			0.1	℃
Long Term Stability ⁵			0.1			0.1	and Tree		0.1	°C/month
ABSOLUTE MAXIMUM RATINGS		IT TO	1.0						desil.	Patronome
Operating Temperature	-25		+ 105	-25		+ 105	-25		+ 105	°C
Package Temperature ⁶	-45		+ 125	-45		+ 125	-45	HOLLIS BI	+ 125	℃
Forward Voltage (+ to -)			44			44			44	V
Reverse Voltage (- to +)			20			20			20	V
Lead Temperature										and the state of
(Soldering 10 sec)			300			300			300	°C
POWER SUPPLY		T-V I			THE STATE					The Lotte
Operating Voltage Range	4		30	4		30	4		30	V
Power Supply Rejection										N - P 100
$+4V < V_S < +5V$			0.5			0.5			0.5	°C/V
+5V <v<sub>S<+15V</v<sub>			0.2			0.2			0.2	°C/V
+15V <v<sub>S<+30V</v<sub>			0.1			0.1			0.1	°C/V

NOTES

¹An external calibration trim can be used to zero the error @25°C.

²Defined as the maximum deviation from a mathematically best fit line. ³Parameter tested on all production units at + 105°C only. C grade at

-25°C also. ⁴Maximum deviation between + 25°C readings after a temperature cycle between - 45°C and + 125°C. Errors of this type are noncumulative.


Operation @125°C, error over time is noncummulative.

⁶Although performance is not specified beyond the operating temperature range, temperature excursions within the package temperature range will not damage the device.

Specifications subject to change without notice.

Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

METALIZATION DIAGRAM






TEMPERATURE SCALE CONVERSION EQUATIONS

ORDERING GUIDE


Model	Max Cal Error @ 25°C	Max Error -25°C to +105°C	Max Nonlinearity -25°C to +105°C	0
AD592CN	0.5°C	1.0°C	0.35°C	TO-92
AD592BN	1.0°C	2.0°C	0.4°C	TO-92
AD592AN	2.5°C	3.5°C	0.5°C	TO-92

For outline information see Package Information section.


Typical @ $V_s = +5V$




AD592CN Accuracy Over Temperature



AD592AN Accuracy Over Temperature




AD592BN Accuracy Over Temperature



Long-Term Stability @ 85°C and 85% Relative Humidity

IC temperature range, or an extended range including the boiling



Long-Term Stability @ 125°C

THEORY OF OPERATION

The AD592 uses a fundamental property of silicon transistors to realize its temperature proportional output. If two identical transistors are operated at a constant ratio of collector current densities, r, then the difference in base-emitter voltages will be (kT/q)(ln r). Since both k, Boltzman's constant and q, the charge of an electron are constant, the resulting voltage is directly Proportional To Absolute Temperature (PTAT). In the AD592 this difference voltage is converted to a PTAT current by low temperature coefficient thin film resistors. This PTAT current is then used to force the total output current to be proportional to degrees Kelvin. The result is a current source with an output equal to a scale factor times the temperature (K) of the sensor. A typical V-I plot of the circuit at +25°C and the temperature extremes is shown in Figure 1.




Figure 1. V-I Characteristics

Factory trimming of the scale factor to $1\mu A/K$ is accomplished at the wafer level by adjusting the AD592's temperature reading so it corresponds to the actual temperature. During laser trimming the IC is at a temperature within a few degrees of 25°C and is powered by a 5V supply. The device is then packaged and automatically temperature tested to specification.

FACTORS AFFECTING AD592 SYSTEM PRECISION

The accuracy limits given on the Specifications page for the AD592 makes it easy to apply in a variety of diverse applications. To calculate a total error budget in a given system it is important to correctly interpret the accuracy specifications, nonlinearity errors, the response of the circuit to supply voltage variations and the effect of the surrounding thermal environment. As with other electronic designs external component selection will have a major effect on accuracy.

CALIBRATION ERROR, ABSOLUTE ACCURACY AND NONLINEARITY SPECIFICATIONS

Three primary limits of error are given for the AD592 such that the correct grade for any given application can easily be chosen for the overall level of accuracy required. They are the calibration accuracy at 25°C, and the error over temperature from 0 to 70°C and -25°C to +105°C. These specifications correspond to the actual error the user would see if the current output of a AD592 were converted to a voltage with a precision resistor. Note that the maximum error at room temperature, over the commercial IC temperature range, or an extended range including the boiling point of water, can be directly read from the Specifications Table. All three error limits are a combination of initial error,

scale factor variation and nonlinearity deviation from the ideal 1µA/K output. Figure 2 graphically depicts the guaranteed limits of accuracy for an AD592CN.




Figure 2. Error Specifications (AD592CN)

The AD592 has a highly linear output in comparison to older technology sensors (i.e., thermistors, RTDs and thermocouples), thus a nonlinearity error specification is separated from the absolute accuracy given over temperature. As a maximum deviation from a best-fit straight line this specification represents the only error which cannot be trimmed out. Figure 3 is a plot of typical AD592CN nonlinearity over the full rated temperature range.




Figure 3. Nonlinearity Error (AD592CN)

TRIMMING FOR HIGHER ACCURACY

Calibration error at 25°C can be removed with a single temperature trim. Figure 4 shows how to adjust the AD592's scale factor in the basic voltage output circuit.



Figure 4. Basic Voltage Output (Single Temperature Trim)

To trim the circuit the temperature must be measured by a reference sensor and the value of R should be adjusted so the output (V_{OUT}) corresponds to 1mV/K. Note that the trim procedure should be implemented as close as possible to the temperature highest accuracy is desired for. In most applications if a single temperature trim is desired it can be implemented where the AD592 current-to-output voltage conversion takes place (e.g., output resistor, offset to an op amp). Figure 5 illustrates the effect on total error when using this technique.




Figure 5. Effect of Scale Factor Trim on Accuracy

If greater accuracy is desired, initial calibration and scale factor errors can be removed by using the AD592 in the circuit of Figure 6.




Figure 6. Two Temperature Trim Circuit

With the transducer at 0°C adjustment of R1 for a 0V output nulls the initial calibration error and shifts the output from K to °C. Tweaking the gain of the circuit at an elevated temperature by adjusting R2 trims out scale factor error. The only error remaining over the temperature range being trimmed for is nonlinearity. A typical plot of two trim accuracy is given in Figure 7.

SUPPLY VOLTAGE AND THERMAL ENVIRONMENT EFFECTS

The power supply rejection characteristics of the AD592 minimizes errors due to voltage irregularity, ripple and noise. If a supply is used other than 5V (used in factory trimming), the power supply error can be removed with a single temperature trim. The PTAT nature of the AD592 will remain unchanged. The general insen-




Figure 7. Typical Two Trim Accuracy

sitivity of the output allows the use of lower cost unregulated supplies and means that a series resistance of several hundred ohms (e.g., CMOS multiplexer, meter coil resistance) will not degrade the overall performance.

The thermal environment in which the AD592 is used determines two performance traits: the effect of self-heating on accuracy and the response time of the sensor to rapid changes in temperature. In the first case, a rise in the IC junction temperature above the ambient temperature is a function of two variables; the power consumption level of the circuit and the thermal resistance between the chip and the ambient environment (θ_{IA}). Self-heating error in °C can be derived by multiplying the power dissipation by θ_{1A}. Because errors of this type can vary widely for surroundings with different heat sinking capacities it is necessary to specify θ_{IA} under several conditions. Table I shows how the magnitude of self-heating error varies relative to the environment. In typical free air applications at 25°C with a 5V supply the magnitude of the error is 0.2°C or less. A common clip-on heat sink will reduce the error by 25% or more in critical high temperature, large supply voltage situations.

Medium		τ(sec)*
Still Air		
Without Heat Sink	175	60
With Heat Sink	130	55
Moving Air		
Without Heat Sink	60	
With Heat Sink	40	10
Fluorinert Liquid	35	5
Aluminum Block**	30	2.4

^{*}t is an average of five time constants (99.3% of final value). In cases where the thermal response is not a simple exponential function, the actual thermal response may be better than indicated. **With thermal grease.

Table I. Thermal Characteristics

temperature can be modeled by a single time constant τ exponential function. Figure 8 shows typical response time plots for several media of interest.




Figure 8. Thermal Response Curves

The time constant, τ , is dependent on θ_{JA} and the thermal capacities of the chip and the package. Table I lists the effective τ (time to reach 63.2% of the final value) for several different media. Copper printed circuit board connections where neglected in the analysis, however, they will sink or conduct heat directly through the AD592's solder dipped Kovar leads. When faster response is required a thermally conductive grease or glue between the AD592 and the surface temperature being measured should be used. In free air applications a clip-on heat sink will decrease output stabilization time by 10–20%.

MOUNTING CONSIDERATIONS

If the AD592 is thermally attached and properly protected, it can be used in any temperature measuring situation where the maximum range of temperatures encountered is between -25° C and $+105^{\circ}$ C. Because plastic IC packaging technology is employed, excessive mechanical stress must be safeguarded against when fastening the device with a clamp or screw-on heat tab. Thermally conductive epoxy or glue is recommended under typical mounting conditions. In wet or corrosive environments any electrically isolated metal or ceramic well can be used to shield the AD592. Condensation at cold temperatures can cause leakage current related errors and should be avoided by sealing the device in nonconductive epoxy paint or dips.

APPLICATIONS

Connecting several AD592 devices in parallel adds the currents through them and produces a reading proportional to the average temperature. Series AD592s will indicate the lowest temperature




Figure 9. Average and Minimum Temperature Connections

the sensors. Both of these circuits are depicted in Figure 9.

The circuit of Figure 10 demonstrates a method in which a voltage output can be derived in a differential temperature measurement.




Figure 10. Differential Measurements

R1 can be used to trim out the inherent offset between the two devices. By increasing the gain resistor $(10k\Omega)$ temperature measurements can be made with higher resolution. If the magnitude of V+ and V - is not the same, the difference in power consumption between the two devices can cause a differential self-heating error.

Cold junction compensation (CJC) used in thermocouple signal conditioning can be implemented using an AD592 in the circuit configuration of Figure 11. Expensive simulated ice baths or hard to trim, inaccurate bridge circuits are no longer required.




Figure 11. Thermocouple Cold Junction Compensation

The circuit shown can be optimized for any ambient temperature range or thermocouple type by simply selecting the correct value for the scaling resistor – R. The AD592 output $(1\mu\text{A/K})$ times R should approximate the line best fit to the thermocouple curve (slope in V/°C) over the most likely ambient temperature range. Additionally, the output sensitivity can be chosen by selecting the resistors R_{G1} and R_{G2} for the desired noninverting gain. The offset adjustment shown simply references the AD592 to °C. Note that the TC's of the reference and the resistors are the primary contributors to error. Temperature rejection of 40 to 1 can be easily achieved using the above technique.

Although the AD592 offers a noise immune current output, it is not compatible with process control/industrial automation current loop standards. Figure 12 is an example of a temperature to 4-20mA transmitter for use with 40V, $1k\Omega$ systems.

In this circuit the 1μ A/K output of the AD592 is amplified to 1mA/°C and offset so that 4mA is equivalent to 17°C and 20mA is equivalent to 33°C. Rt is trimmed for proper reading at an






Figure 12. Temperature to 4-20mA Current Transmitter

intermediate reference temperature. With a suitable choice of resistors, any temperature range within the operating limits of the AD592 may be chosen.

Reading temperature with an AD592 in a microprocessor based system can be implemented with the circuit shown in Figure 13.




Figure 13. Temperature to Digital Output

By using a differential input A/D converter and choosing the current to voltage conversion resistor correctly any range of temperatures (up to the 130°C span the AD592 is rated for) centered at any point can be measured using a minimal number of components. In this configuration the system will resolve up to 1°C.

A variable temperature controlling thermostat can easily be built using the AD592 in the circuit of Figure 14.

 $R_{\rm HIGH}$ and $R_{\rm LOW}$ determine the limits of temperature controlled by the potentiometer $R_{\rm SET}.$ The circuit shown operates over the full temperature range ($-25^{\circ}{\rm C}$ to $+105^{\circ}{\rm C}$) the AD592 is rated for. The reference maintains a constant set point voltage and insures that approximately 7V appears across the sensor. If it is necessary to guardband for extraneous noise hysteresis can be added by tying a resistor from the output to the ungrounded end of $R_{\rm LOW}.$




Figure 14. Variable Temperature Thermostat

Multiple remote temperatures can be measured using several AD592s with a CMOS multiplexer or a series of 5V logic gates because of the device's current-mode output and supply-voltage compliance range. The on-resistance of a FET switch or output impedance of a gate will not effect the accuracy, as long as 4V is maintained across the transducer. MUXs and logic driving circuits should be chosen to minimize leakage current related errors. Figure 15 illustrates a locally controlled MUX switching the signal current from several remote AD592s. CMOS or TTL gates can also be used to switch the AD592 supply voltages, with the multiplexed signal being transmitted over a single twisted pair to the load.




Figure 15. Remote Temperature Multiplexing

To minimize the number of MUXs required when a large number of AD592s are being used, the circuit can be configured in a matrix. That is, a decoder can be used to switch the supply voltage to a column of AD592s while a MUX is used to control which row of sensors are being measured. The maximum number of AD592s which can be used is the product of the number of channels of the decoder and MUX.

AD592

An example circuit controlling 80 AD592s is shown in Figure 16. A 7-bit digital word is all that is required to select one of the sensors. The enable input of the multiplexer turns all the sensors off for minimum dissipation while idling.




Figure 16. Matrix Multiplexer

THON TOUCH STORMS TO STORM

To minimize the number of MUXs required when a large number of AD592s are being used, the circuit can be configured in a matrix. That is, a decoder can be used to switch the supply voltage to a column of AD592s while a MUX is used to control which row of sensors are being necessared. The maximum number of AD592s which can be used is the product of the number of

To convert the AD592 output to °C or °F a single inexpensive reference and op amp can be used as shown in Figure 17. Although this circuit is similar to the two temperature trim circuit shown in Figure 6, two important differences exist. First, the gain resistor is fixed alleviating the need for an elevated temperature trim. Acceptable accuracy can be achieved by choosing an inexpensive resistor with the correct tolerance. Second, the AD592 calibration error can be trimmed out at a known convenient temperature (i.e., room temperature) with a single pot adjustment. This step is independent of the gain selection.





Figure 17. Celsius or Fahrenheit Thermometer



By using a differential input A/D converter and choosing the current to voltage conversion resistor correctly say range of temperatures (up to the 130°C ages the AD592 is rated for) centered at any point can be measured using a minimal number of components. In this configuration the system will resolve up to 1°C.







Low Power, Programmable Temperature Controller

TMP-01

FEATURES

-55°C to +150°C (-60°F to +300°F) Operation 2°C Accuracy Over Temperature
Temperature-Proportional Voltage Output
User-Programmable Temperature Trip Points
User-Programmable Hysteresis
20 mA Open-Collector Trip Point Outputs
TTL/CMOS Compatible
Single-Supply Operation (4.5 V to 25 V)
Low Cost 8-Pin DIP, SO, and TO-99 Packages

APPLICATIONS

Over/Under Temperature Sensor and Alarm
Board Level Temperature Sensing
Temperature Controllers
Electronic Thermostats
Thermal Protection
HVAC Systems
Industrial Process Control
Remote Sensors

GENERAL DESCRIPTION


The TMP-01 is a temperature sensor which generates a voltage output proportional to ambient temperature and a control signal from one of two outputs when the device is either above or below a specific temperature range. Both the high/low temperature trip points and hysteresis (overshoot) band are determined by user-selected external resistors. For high volume production, these resistors are available onboard.

The TMP-01 consists of a bandgap voltage reference combined with a pair of matched comparators. The reference provides both a constant 2.5 V output and a voltage proportional to absolute temperature (VPTAT) which has a precise temperature coefficient of 5 mV/K and is 1.49 V (nominal) at +25°C. The comparators compare VPTAT with the externally set temperature trip points and generate an open-collector output signal when one of their respective thresholds has been exceeded. Hysteresis is also programmed by the external resistor chain and is determined by the total current drawn out of the 2.5 V reference. This current is mirrored and used to generate a hysteresis offset voltage of the appropriate polarity after a comparator has been tripped. The comparators are connected in parallel, which guarantees that there is no hysteresis overlap and eliminates erranc transitions between adjacent trip zones.

The TMP-01 atilizes proprietary thin film resistors in conjunction with production laser trimming to maintain a temperature accuracy of 2°C, with excellent linearity. The open-collector outputs are capable of sinking 20 mA, enabling the TMP-01 to drive control relays directly. Operating from a +5 V supply, quiescent current is only 400 μ A (max).

The TMP-01 is available in the low cost 8-pin epoxy mini-DIP, cerdip, SO (small outline) packages, the TO-99 metal can, and in die form. Other industrial-grade packages will also be available. For applications requiring product which complies with MIL-STD/883 see the TMP-01/883 data sheet, available from your local sales office.

FUNCTIONAL BLOCK DIAGRAM



This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

TMP-01 — SPECIFICATIONS (V+ = +5 V, GND = 0 V, -40° C \leq $T_A \leq$ +85°C unless otherwise noted)

Parameter	Symbol	Conditions	Min	Тур	Max	Units
INPUTS SET HIGH, SET LOW	SUIII I			Saltan	From W. E. Varieta	A CHARLE
Setpoint Scale Factor	- 12			5		mV/K
Offset Voltage	Vos				- 1111111	mV
Input Bias Current	I_B					nA
Nominal Input Voltage Range	V _{SET}		1.116		2.116	V
Input Voltage Range	V _{SET}	$T_A = 25^{\circ}C^1$	GND		V+ - TBD	FEATUVES
OUTPUT VPTAT	turning 17 2	Sun lo may a finw Constants a stad	Operation	assite	an real year	651 C G G G G G G G G G G G G G G G G G G
Scale Factor	VPTAT's with	late temperature l	Transfer C	5		mV/K
Nominal Output	End han Still		1.116		2.116	V
Nominal Output	STATE AND	$T_A = 25$ °C, $I_{OUT} = TBD$	mA	1.49		V
Total Unadjusted Error, "E"	TUE	(Note 2)		±0.6	±1.2	K
Total Unadjusted Error, "F"	TUE	(Note 2)	eventha	±2	±4	K
Nonlinearity, "E"	a aktitadkalili	END IS DEED HOUSE		0.4		%
Nonlinearity, "F"	An their court	038 3516 St StS5151	- CAT	0.8		%
Power Supply Rejection Ratio	PSRR	$T_A = 25^{\circ}C$	Disease	0.1	PPIn DIP, SO, an	K % %
OUTPUT 2.5 Voo a roits vibalog at	arepropria	136 agatov is	4		and	APPLICATE
Nominal Value at betternoo sto a	V _{REF}	$T_A = 25^{\circ}C$	13/16		r Temperature S	V
Drift sommittel bas delivered sistemate	ere is no by			15	40 40	ppm/°C
Line Regulation	be usowied	Over Supply Range	Mary Park Street	-	ra Controllars	%/V
Load Regulation		Over I _{HYS} Range	Se A 4 39	-		%/mA
Output Current	I _{HYS}	To maintain rated accurac	y		_ nationa	mA
Hysteresis Current Scale Factor	MULTIDEST HO			5		μA/Degree
Turn-On Settling Time	ина екасыем в sinking 20	To rated accuracy ¹		-		ms
OPEN-COLLECTOR OUTPUTS O	VER, UND	ER Joseph Symb				
Comparator Offset, "E" (RBITE) AL	is only 400	quiescent ourrent		0.3	0.6	mV
Comparator Offset, "F"	de al sidella	a si IN SMT AFT SERI	il generates a vol	0.6	1.2	mV
Output Low Voltage	V _{OL}	$I_{SINK} = 1 \text{ mA}$	lammo a bus o		a tolkidens or land	mV
Output Low Voltage	V _{OL}	T - 20 A	s cither above or	0.6		Vo ano me
Output Leakage Current	I _{OH}	tenilone and side -9150	he high/low tem	a rist in an	remmerature rans	μΑ
Fall Time	t _{HL}	See Test Load ¹	band are determ		and hysteresis (or	ns garage
POWER SUPPLY		mion, your local sales of	h volumed produc	s. For high	motelesa Isenetza l	nser-selecte.
Supply Range	V+		4.5		ne avaliable enbor	
Supply Current	I _{SY}	Unloaded				μΑ

NOTES

¹Guaranteed but not tested.

²Includes only the effects of self-heating due to quiescent currents and does not consider errors caused by heating due to dissipation of output load currents. Specifications subject to change without notice.

Test Load

 $1~k\Omega$ to V+, 20 pF to GND

ABSOLUTE MAXIMUM RATINGS*

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; the functional operation of the device at these or any other conditions above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



This information applies to a product under development. Its characteristics and specifications are subject to change without notice.

Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

$\begin{array}{l} \textbf{SPECIFICATIONS} \text{ (V+ = +5 V, GND = 0 V, } -55^{\circ}\text{C} \leq \text{T}_{A} \leq +150^{\circ}\text{C unless otherwise noted)} \end{array}$

Parameter	Symbol	Conditions	s when a	Min	Тур	Max	Units
INPUTS SET HIGH, SET LOW	ones manivisti	less with the rai	seded, The	ras been ex	d Integra	ed temperature s	predetermin
Setpoint Scale Factor					-		mV/K
Offset Voltage	Vos	Using the Non				l voltage referenc	mV
Input Bias Current	IB	DH DHO I SINGLE				to absolute temp	nA or
Nominal Input Voltage Range	VSET	torrieot isorotko				2.116	oV.ammin
Input Voltage Range	V _{SET}	$T_A = +25^{\circ}C^1$		GND		V+ - TBD	The low Viri
OUTPUT VPTAT	ion scales a	VPTAT conver	ned resistors or	Comment of the comment		ge is easily divide	output volta
Scale Factor		sulev saimmanna					mV/K
Nominal Output		line dictares a re				2.116 8101 961	nViibba al
Nominal Output		$T_A = +25^{\circ}C, I_{OU}$	$_{\rm JT} = {\rm TBD} \; {\rm mA}$				
Total Unadjusted Error, "A"	TUE	(Note 2)	ralogic a legistr			m±2m monno a	2000
Total Unadjusted Error, "B"	TUE	(Note 2)	A PAR EN		-	uffer. Afrer8±ren	K
Nonlinearity, "A"		wola and age of	The Phologram				1.00
Nonlinearity, "B"		la set lo Ver N	a someone s				
Power Supply Rejection Ratio	PSRR	$T_A = +25^{\circ}C$	A THE SHIPS IN	-		fset voltage acros	%
OUTPUT 2.5V	e suor fort	1 0 100 6 1				t. The comparate	oqui torsusq
Nominal Value	V _{REF}	$T_A = +25^{\circ}C$		Min obsessed	2.50	qui torraqueo 5	V. agailov
Drift	Estasi	The Address	A Control of the Control	Er wareverse	15	40 Ammus TA	ppm/°C
Line Regulation		Over Supply Range					%/V
Load Regulation		Over I _{HYS} Range		an sugaro	_		%/mA
	I _{HYS}	To maintain rated				_	mA
Hysteresis Current Scale Factor		collector ourner				sion has first m	μA/degree
Turn-On Settling Time	der fall load	To rated accuracy	Page Dan Angle	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			ms 81910
OPEN-COLLECTOR OUTPUTS O	VER, UND	ER had solved				con appressions as the OP-97 will	ducer exerci-
		$P_{\text{totags}} = (0$			(1)	negong adr gain	mV
Comparator Offset, "B"	are weiliness	eral a mi dividia.			1	4	mV
	V _{OL}	$I_{SINK} = 1 \text{ mA}$				to-TMT adt a	mV
Output Low Voltage	V _{OL}	$I_{SINK} = 20 \text{ mA}$				ow setpoints are	L Vill sdT
Output Leakage Current	I _{OH}	and = IA				ded down from t	μΑ
Fall Time	t _{HL}	See Test Load ¹				resistors or potent is can be sumplied	ns I aman
POWER SUPPLY	mple cause	and will for exa		100000000000000000000000000000000000000		sach as neer-brok is cen ne enbbue	age source
Supply Range and Management A				1.00			
Supply Current	I_{SY}	Unloaded				the hysteresia_vol	
						egree sensitivity	DIVER C HIW

NOTES


Guaranteed but not tested. A X WIII.0 = 248 X 2224 = TA

²Does not consider errors caused by heating due to dissipation of output load currents.

Specifications subject to change without notice.

Test Load

 $1 \text{ k}\Omega$ to V+, 20 pF to GND



This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

TMP-01

GENERAL DESCRIPTION

The TMP-01 is a very linear voltage-output temperature sensor with a window comparator which can be programmed by the user to activate one of two open-collector outputs when a predetermined temperature setpoint has been exceeded. The temperature sensor is basically a very accurately temperature-compensated voltage reference, with a buffered output voltage proportional to absolute temperature (PTAT), accurately trimmed to a scale factor of 5 mV/K.

The low drift 2.5 V reference output serves two functions. The output voltage is easily divided externally with fixed resistors or potentiometers to establish the programmed heat/cool setpoints. In addition, the total output current of the reference determines the magnitude of the hysteresis band. As shown in the block diagram, this current is mirrored internally and fed to a bipolar three-state buffer. After a temperature setpoint has been exceeded and a comparator tripped, the buffer is enabled and outputs a current of the appropriate polarity which generates a hysteresis offset voltage across the 1000 Ω resistor at the comparator input. The comparator output remains HIGH until the voltage at the comparator input, equal to the temperature sensor voltage VPTAT summed with the hysteresis offset, has returned to the programmed setpoint. The comparator then returns LOW, deactivating the open-collector output and disabling the hysteresis current buffer.

With excellent drift and noise characteristics, the 2.5 V output offers a superior voltage reference for data acquisition and transducer excitation applications as well. Selection of a low drift buffer such as the OP-97 will ensure optimal reference accuracy without affecting the programmed hysteresis current.

Programming the TMP-01

The High/Low setpoints are easily programmed by the user with voltages divided down from the 2.5 V reference voltage output using fixed resistors or potentiometers. Alternatively, the setpoint voltages can be supplied by other ground-referenced voltage sources such as user-programmed DACs or controllers.

Noting that the hysteresis voltage is developed across 1000 Ω , with 5 mV/degree sensitivity at the inputs to the comparators the scale factor for the programmed hysteresis current flowing out of the 2.5 V reference output is 5 μ A/degree. A 10 μ A

baseline must be included in calculating the desired hysteresis value to correct for the offset bias current of the reference.

Within the overall accuracy of the device, the minimum value of hysteresis that the user will obtain in practice is one degree or less with the maximum recommended 250 k Ω load.

Using the Nomograph

Figure 1 can help the user to obtain a rough-cut estimate of the external resistor values needed in the basic divider chain configuration to program the TMP-01 heat/cool setpoints and temperature hysteresis. The degrees Centigrade, degrees Farenheit, and VPTAT conversion scales are also useful in determining programming values. Examining the graph, it can be seen that each line dictates a range of resistor values across the operating temperature range of the TMP-01. For example, if 2 degrees of hysteresis is desired, the total reference current must be set to 20 μA , which dictates a divider chain of 125 k Ω total. Reading across and down from the 2°C line, we can see the approximate values of the resistor taps in the divider chain needed to set the desired heat/cool setpoints. Calculation of the actual values to be used, using the resistor formulas above, is recommended to obtain the exact temperature programming values desired.

Self-Heating Effects

Observing the thermal conductivity of the various TMP-01 packages, in some applications the user should consider the effects of self-heating due to the power dissipated by the open-collector outputs, which are capable of sinking up to 20 mA continuous. Under full load, the TMP-01 open-collector output device is dissipating

$$P_{DISS} = (0.6 \text{ V})(0.020\text{A}) = 12 \text{ mW}$$

which in a free-standing surface-mount SO package accounts for a temperature increase due to self-heating of

$$\Delta T = P_{DISS} \times \theta_{IA} = 0.012 \text{ W} \times 158^{\circ}\text{C/W} = 1.9^{\circ}\text{C}.$$

This will of course directly affect the accuracy of the TMP-01 and will for example cause the device to switch the heating output "OFF" 2 degrees early. Alternatively, bonding the same package to a moderate heatsink limits the self-heating affect to approximately

$$\Delta T = P_{DISS} \times \theta_{JC} = 0.012W \times 45^{\circ}\text{C/W} = 0.54^{\circ}\text{C}$$
. which is a much more tolerable error in most systems.




Figure 1. TMP-01 Nomograph

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.


Signal Conditioning Components Contents

	o o i i co i i co
	Page
Selection Tree	10–2
Selection Guide	10–3
Orientation	10–4
AC1226 - Micropower Thermocouple Cold Junction Compensator	10–5
AD594/AD595 - Monolithic Thermocouple Amplifiers with Cold Junction Compensation	10–9
AD596/AD597 - Thermocouple Conditioners and Set-Point Controllers	10–17
AD598 - LVDT Signal Conditioner	10–23
AD693 - Loop Powered, 4-20 mA Sensor Transmitter	10–39
AD694 – 4–20 mA Transmitter	10–51
1B21 - Isolated, Loop-Powered Voltage-to-Current Converter	10–63
1B22 - Programmable, Isolated Voltage-to-Current Converter	10–67
1B31 - Wide Bandwidth Strain Gage Signal Conditioner	10–71
1B32 - Bridge Transducer Signal Conditioner	10–79
1B41 - Isolated RTD Signal Conditioner	10–87
1B51 - Isolated mV/Thermocouple Signal Conditioner	
2B20 - High Performance, 4-20 mA Output Voltage-to-Current Converter	
2B22 - High Performance, Isolated Voltage-to-Current Converter	
2B23 - Programmable Output, Isolated Voltage-to-Current Converter	10–103
2B30/2B31 - High Performance, Economy Strain Gage/RTD Conditioners	10–107
2B50 - Isolated Thermocouple Signal Conditioner	10–113
2B54/2B55 - Four-Channel, Isolated Thermocouple/mV Conditioners	10–117
7B Series - Low Cost, Modular Process Control Signal Conditioners	10–123
	15.5
3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	Resident Name
	oreas
[O] [man] humanal	CDD means each comp
	mband sensy
	crissis standi

10



Selection Tree Signal Conditioning Components



SIGNAL CONDITIONING COMPONENTS 10-3

Selection Guide Signal Conditioning Components & Subsystems

Model	V/I Tra Loop Power	nsmitters Local Power	Isolated	Sensor Excitation	Sensor Type(s)	IC	Hybrid Package	Module	Page ¹
AD594/AD595 AD596/AD597 AD598 AD693 AD694	X	X X	Isolated	X X X	Thermocouple Thermocouple LVDT mV: All 0-2 or 10 V Input Range	X X X X	rackage	Module	10-9 10-17 10-23 10-39 10-51
1B21 1B22 1B31 1B32 1B41 1B51	X	х	X X X	X	V-I V-I Strain Gage Strain Gage RTD Thermocouple, mV		X X	X X X X X X X X X X X X X X X X X X X	10-63 10-67 10-71 10-79 10-87 10-91
AC1226 2B20 2B22 2B23		X X X	Thermoco X X X	uple Cold Juncti	on Compensator V-I V-I V-I, Pin Programmable	X	Tree individual Tree individual Sector A And A A Sector A And A A Sector Birth differ pin	X X X X	10-5 10-95 10-99 10-103
2B24 2B30 2B31 2B50 2B52 2B53	X X X		X X X		I-I Strain Gage, RTD Strain Gage, RTD Thermocouple, mV Thermocouple, mV Thermocouple, mV			X X X X X X	D 10-107 10-107 10-113 D D
2B54/2B55 2B57 2B58 2B59	X X		A sure just produce of the produce o	X X X	Thermocouple, mV, 4-Channel Solid State (AD590) 3-Wire RTD 3-Wire RTD		athird), easi	X X X X	10-117 D D D
3B Series ² 5B Series ² 6B Series ² *7B Series ²			Modular S Software (ignal Conditionin Configurable, Dig	ng Subsystem, Flexible, User Con ng Subsystem; System Application gitizing Signal Conditioning Subsystes control Signal Conditioners	s			D D D 10-123

¹D = data sheet available.

For detailed information on 3B–7B Series, call 1-800-4-Analog and (for domestic versions only) request the Data Acquisition and Control Catalog. (For international versions, contact the local sales office.)

*New product.

Boldface Type: Product recommended for new design.

OrientationSignal Conditioning Components

Signal conditioners provide an analog interface between sensors and the systems they serve. They amplify signals, provide zero suppression where necessary, introduce electrical isolation, furnish excitation for passive transducers and provide analog outputs in the form required by the system – either voltage or current – at appropriate levels.

The most popular sensors are thermocouples, RTDs (resistance temperature detectors) and strain gages; they are low-level devices requiring precision amplification with low drift and noise. A useful discussion of their properties and signal-conditioning requirements can be found in the Analog Devices *Transducer Interfacing Handbook* (1980, \$14.50 postpaid), available from P.O.Box 9106, Norwood MA 02062-9106.

Signal-conditioning circuits can be assembled using many of the precision products to be found in this databook, such as operational amplifiers, instrumentation amplifiers, and isolation amplifiers, along with other electronic circuit elements and appropriate hardware. However, many system designers have found that, with less expenditure of valuable engineering talent, excellent and reliable results can be achieved at lower cost by purchasing complete dedicated signal conditioners with fully specified performance in standard packages.

Many sensors require auxiliary circuitry; for example, thermocouples require a constant-temperature reference junction or an equivalent "ice-point" reference circuit, and strain gages and RTDs are passive devices that need excitation. Although the results of a measurement may be produced – and are ultimately needed – in the form of voltage, they may have to be transmitted as a varying current with a standard span, such as 4 to 20mA; often the power for such current loops is furnished to the sensor and its conditioner from the remote destination.

Another requirement arises from the fact that systems often involve many diverse channels of measurement. Such systems need a *family* of signal conditioners to meet the multiplicity of functional needs, yet it is desirable that they be compactly and ruggedly housed, modular, provided with a power supply and capable of being interchanged as system needs change. It is for such applications that the 7B family and its housing was designed.

The selection guide lists the available devices that are recommended for new system designs, along with their salient features; detailed information will be found in the data sheets. Examples of such devices include conditioners for thermocouples, RTDs, strain gages, and low (mV)-level signal sources and current transmitters that convert the signal information to 4-20mA or 0-20mA currents for loops requiring analog information in that form.

The individually listed devices are manufactured in various forms, ranging from monolithic integrated circuits (AD594/595/596/597 and AD693/AD694) to devices in dual in-line packages – using hybrid and surface-mount technologies – to modules with either pins for chassis wiring or screw terminals for field wiring.

The 7B Series of Process Control Signal Conditioners is a family of isolation-based, plug-in, signal-channel signal conditioners that accept inputs from a wide range of process control sensors and low level signals while providing high level output signals. Characterized by high performance, compact size and low cost, these modules have been optimized for use in process control applications.

The 7B modules are isolated (1.5kV rms), operate from a single +24V dc supply and have a ± 0.1 %, max calibrated accuracy; they are identical in size (1.7"×2.11"×0.60") and are footprint compatible with standard solid-state relays. Signal conditioning functions include input protection, filtering, isolation, linearization for RTD and thermocouple inputs, excitation for remote transmitters and an output current module. User-specified custom ranges, that are technically feasible, can be supplied.

The 7B modules have 240 volt protection (-25°C to $+85^{\circ}\text{C}$) for all field wiring terminations. All modules feature high commonmode rejection and operate over the extended industrial temperature range of -40°C to $+85^{\circ}\text{C}$. The modules are packaged in a rugged, compact plastic case, and they utilize sturdy 0.04'' pin connections. No external adjustment potentiometers are provided, thus minimizing the possibility of mechanical or human errors in the field that may adversely affect the system integrity. The 7B modules are secured with a single self-contained mounting screw.



Micropower Thermocouple Cold Junction Compensator

AC1226

FEATURES

80μA Supply Current 4V to 36V Operation 0.5°C Typical Initial Accuracy Compatible with Standard Thermocouples (E, J, K, R, S, T)


Auxiliary 10mV/°C Output Bow Corrected

APPLICATIONS

Thermocouple Cold Junction Compensator Centigrade Thermometer

Temperature Compensation Network

PIN CONFIGURATION




PRODUCT DESCRIPTION

The AC1226 is a micropower thermocouple cold junction compensator for use with type E, J, K, R, S and T thermocouples. It utilizes wafer level and post-package trimming to achieve typical 0.5°C initial accuracy. Special curvature correction circuitry is used to match the "bow" found in all thermocouples so that accurate cold junction compensation is maintained over a wider temperature range.

The AC1226 will operate with a supply voltage from 4V to 36V.

Typical supply current is 80μ A, resulting in less than 0.1° C internal temperature rise for supply voltages under 10V. A $10mV^{\circ}$ C output is available at low impedance in addition to the direct thermocouple voltages of $60.9\mu V/^{\circ}$ C (E), $51.7\mu V/^{\circ}$ C (J), $40.3\mu V/^{\circ}$ C (K, T) and $5.95\mu V/^{\circ}$ C (R, S). All outputs are essentially independent of power supply voltage.

The AC1226 is available in an 8-pin plastic mini-DIP for temperatures between 0 and +70°C.



AC1226—SPECIFICATIONS


Electrical Characteristics ($V_s = 5V$, $T_A = +25^{\circ}C$, Pin 5 tied to Pin 4, unless otherwise noted.)

Parameter Parame	Conditions	Min	Тур	Max	Units	
TEMPERATURE ERROR AT 10mV/°C OUTPUT ^{1,2}	T _J =+25°C Full Temperature Span*		0.5 See Curve	2.0	°C	
RESISTOR DIVIDER ACCURACY ^{1,3} MOSTARUONMOO MIT	V _{OUT} =10mV/°C E J K, T R, S	60.4 51.2 40.2 5.75	60.9 51.7 40.6 5.95	34.3	μV/°C	
SUPPLY CURRENT	4V≤V _{IN} ≤36V *	50 50	80	100 150	μА	
LINE REGULATION ⁴	4V≤V _{IN} ≤36V*		0.003	0.02	°C/V	
LOAD REGULATION ⁴	0≤I _O ≤1mA*		0.04	0.2	°C	
DIVIDER IMPEDANCE SAVMOR DIVIDER IMPEDANCE WAIV 907	E J K, T R, S	senseme	2.1	nedf sber		
CHANGE IN SUPPLY CURRENT	4V≤V _{IN} ≤36V		0.01	0.05	μA/V	
PACKAGE OPTION ⁵ Plastic DIP (N-8)			MULLIN	engad t	าแกกต	


ABSOLUTE MAXIMUM RATINGS

Input Supply Voltage
Output Voltage (Forced)
Output Short Circuit Duration
Operating Temperature Range 0 to +70°C
Storage Temperature Range
Lead Temperature (Soldering, 10sec) +300°C

Typical Performance Characteristics



10mV/°C Output Temperature Error



Supply Current

¹To calculate total temperature error at individual thermocouple outputs, add 10mV/°C output error to the resistor divider error. Total error for type K output

¹⁰ calculate total temperature error at individual mermocouple outputs, and 10mV/C output error to the resistor divider error. Total error for type K out at +25°C with an AC1226 is 2.0°C plus (0.6μV/C) (25°C)/(40.6μV/C) = 2.0°C+0.37°C=2.37°C.

2 Temperature error is defined as the deviation from the following formula: V_{OUT}=10mV(T) + (10mV)(5.5×10⁻⁴)(T-25°C)². The second term is a built-in nonlinearity designed to help compensate the nonlinearity of the cold junction. This "bow" is ~0.34°C for a 25°C temperature change.

3 Divider accuracy is measured by applying a 10.000V signal to the output divider and measuring the individual outputs.

⁴Regulation does not include the effects of self-heating. See "Internal Temperature Rise" in Application Guide. Load regulation is 30μA≤I₀≤1mA for

⁵For outline information see Package Information section.

^{*}Denotes the specifications which apply over the full operating temperature range.

Specifications subject to change without notice.

APPLICATION GUIDE

The AC1226 was designed to be extremely easy to use, but the following ideas and suggestions should be helpful in obtaining the best possible performance and versatility from this new cold junction compensator.

THEORY OF OPERATION

A thermocouple consists of two dissimilar metals joined together. A voltage (Seebeck EMF) will be generated if the two ends of the thermocouple are at different temperatures. In Figure 1, iron and constantan are joined at the temperature measuring point T1. Two additional thermocouple junctions are formed where the iron and constantan connect to ordinary copper wire. For the purposes of this discussion it is assumed that these two junctions are at the same temperature, T2. The Seebeck voltage, $V_{\rm S}$, is the product of the Seebeck coefficient α , and the temperature difference, T1–T2; $V_{\rm S}\!=\!\alpha$ (T1–T2). The junctions at T2 are commonly called the cold junction because a common practice is to immerse the T2 junction in 0°C ice/water slurry to make T2 independent of room temperature variations. Thermocouple tables are based on a cold junction temperature of 0°C.



BANT BURUODOMABINT IN Figure 1. 1988 UM MIRS

For most applications an electronically simulated cold junction is required. The idea is basically to add a temperature dependent voltage to V_S such that the voltage sum is the same as if the T2 junction were at a constant 0°C instead of at room temperature. This voltage source is called a cold junction compensator. Its output is designed to be 0V at 0°C and have a slope equal to the Seebeck coefficient over the expected range of T2 temperatures.

To operate properly, a cold junction compensator must be at exactly the same temperature as the cold junction of the thermocouple (T2). Therefore, it is important to locate the AC1226 physically close to the cold junction with local temperature gradients minimized. If this is not possible, an extender made of matching thermocouple wire can be used. This shifts the cold junction from the user termination to the end of the extender so that the AC1226 can be located remotely from the user termination as shown in Figure 2.




Figure 2.

The four thermocouple outputs on the AC1226 are $60.9\mu\text{V/°C}$ (E), $51.7\mu\text{V/°C}$ (J), $40.6\mu\text{V/°C}$ (K and T) and $6\mu\text{V/°C}$ (R and S). These particular coefficients are chosen to match the room temperature (+25°C) slope of the thermocouples. Over wide temperature ranges, however, the slope of thermocouples changes, yielding a quasi-parabolic error compared to a constant slope. The AC1226 outputs have a deliberate parabolic "bow" to help compensate for this effect. The outputs can be mathematically described as the sum of a linear term equal to room temperature slope plus a quadratic term proportional to temperature deviation from +25°C squared. The coefficient (β) of the quadratic term is a compromise value chosen to offer improvement in all the outputs.

$$V_{OUT} = \alpha T + \beta (T - 25^{\circ}C)^{2}$$

 $\beta \approx 5.5 \times 10^{-4}$

The actual β term which would be required to best compensate each thermocouple type in the temperature range of 0 to +50°C is: E, 6.6×10^{-4} ; J, 4.8×10^{-4} ; K, 4.3×10^{-4} ; R, 1.9×10^{-3} ; S, 1.9×10^{-3} ; T, 1×10^{-3} .

The temperature error specification for the AC1226 (shown as a graph) assumes a β of 5.5×10^{-4} . For example, an AC1226 is considered "perfect" if its $10mV/^{\circ}C$ output fits the equation $V_{O} = 10mV(T) + 5.5 \times 10^{-4}(T - 25)^{2}$.

OPERATING AT NEGATIVE TEMPERATURES

The AC1226 is designed to operate with a single positive supply. It therefore cannot deliver proper outputs for temperatures below zero unless an external pull-down resistor is added to the $V_{\rm O}$ output. This resistor can be connected to any convenient negative supply. It should be selected to sink at least 30 μ A of current. Suggested value for a -5V supply is $150k\Omega$, and for a -15V supply, $470k\Omega$. Smaller resistors must be used if an external load is connected to the $10mV/^{\circ}C$ output. The AC1226 can source up to 1mA of current, but there is a trade-off with internal temperature rise.


INTERNAL TEMPERATURE RISE

The AC1226 is specified for temperature accuracy assuming no internal temperature rise. At low supply voltages this rise is usually negligible (≈0.05°C @ 5V), but at higher supply voltages or with external loads or pull-down current, internal rise could become significant. This effect can be calculated from a simple thermal formula, $\Delta T = (\theta J_A) (V^+) (I_O + I_L)$, where θJ_A is thermal resistance from junction to ambient (=130°C/W), V⁺ is the AC1226 supply voltage, Io, is the AC1226 supply current $(\approx 80 \mu A)$, and I_T is the total load current including actual load to ground and any pull-down current needed to generate negative outputs. A sample calculation with a 15V supply and 50μA pull-down current would yield, (130°C/W) (15V) (80+50μA)=0.32°C. This is a significant rise in some applications. It can be reduced by lowering supply voltage (a simple fix is to insert a 10V Zener in the V_{IN} lead) or the system can be calibrated and specified after an initial warm-up period of several minutes.

Thermocouple voltages are generated whenever dissimilar materials are joined. This includes the leads of IC packages, which may be kovar in TO-5 cans, alloy 42 or copper in dual-in-line packages, and a variety of other materials in plating finishes and solders. The net effect of these thermocouples is "zero" if all are at exactly the same temperature, but temperature gradients exist within IC packages and across PC boards whenever power is dissipated. For this reason, extreme care must be used to ensure that no temperature gradients exist in the vicinity of thermocouple terminations, the AC1226, or the thermocouple amplifier. If a gradient cannot be eliminated, leads should be positioned isothermally, especially the AC1226 R⁻ and appropriate output pins, the amplifier input pins and the gain setting resistor leads. An effect to watch for is amplifier offset voltage warm-up drift caused by mismatched thermocouple materials in the wire bond/lead system of the package. This effect can be as high as tens of microvolts in TO-5 cans with kovar leads. It has nothing to do with the actual offset drift specification of the amplifier and can occur in amplifiers with measured "zero" drift, Warmup drift is directly proportional to amplifier power dissipation. It can be minimized by avoiding TO-5 cans, using low supply current amplifiers and by using the lowest possible supply voltages. Finally, it can be accommodated by calibrating and specifying the system after a five minute warm-up period.


Figure 3 shows how to connect the AC1226 to the IB51 to compensate for the cold junction. This circuit is a conditioned and isolated channel for E. J. K. R. S or T thermocouples.

Figure 4 shows optional AC1226/1B51 connections with open input detection. This circuit minimizes input offset error generated by the pull up (or pull down) resistor, by eliminating the AC1226's divider impedance as seen by theresistor R1.




*PIN NUMBER DEPENDS ON THERMOCOUPLE TYPE

Figure 3. Using the AC21226 with the 1B51, Isolated mV/Thermocouple Signal Conditioner



*PIN NUMBER DEPENDS ON THERMOCOUPLE TYPE.

Figure 4. Optional AC1226/1B51 Connections for Thermocouple Input with Open Detection Circuit





Monolithic Thermocouple Amplifiers with Cold Junction Compensation

AD594*/AD595*

FEATURES

Pretrimmed for Type J (AD594) or
Type K (AD595) Thermocouples
Can Be Used with Type T Thermocouple Inputs
Low Impedance Voltage Output: 10mV/°C
Built-in Ice Point Compensation
Wide Power Supply Range: +5V to ±15V
Low Power: <1mW typical
Thermocouple Failure Alarm
Laser Wafer Trimmed to 1°C Calibration Accuracy
Set-Point Mode Operation
Self-Contained Celsius Thermometer Operation
High Impedance Differential Input
Side-Brazed DIP or Low Cost Cerdip

PRODUCT DESCRIPTION

The AD594/AD595 is a complete instrumentation amplifier and thermocouple cold junction compensator on a monolithic chip. It combines an ice point reference with a precalibrated amplifier to produce a high level (10mV/°C) output directly from a thermocouple signal. Pin-strapping options allow it to be used as a linear amplifier-compensator or as a switched output set-point controller using either fixed or remote set-point control. It can be used to amplify its compensation voltage directly, thereby converting it to a stand-alone Celsius transducer with a low-impedance voltage output.


The AD594/AD595 includes a thermocouple failure alarm that indicates if one or both thermocouple leads become open. The alarm output has a flexible format which includes TTL drive capability.

The AD594/AD595 can be powered from a single ended supply (including \pm 5V) and by including a negative supply, temperatures below 0°C can be measured. To minimize self-heating, an unloaded AD594/AD595 will typically operate with a total supply current of 160 μ A, but is also capable of delivering in excess of \pm 5mA to a load.

The AD594 is precalibrated by laser wafer trimming to match the characteristic of type J (iron-constantan) thermocouples and the AD595 is laser trimmed for type K (chromel-alumel) inputs. The temperature transducer voltages and gain control resistors are available at the package pins so that the circuit can be recalibrated for other thermocouple types by the addition of two or three resistors. These terminals also allow more precise calibration for both thermocouple and thermometer applications.

*Protected by U.S. Patent No. 4,029,974.

FUNCTIONAL BLOCK DIAGRAM



The AD594/AD595 is available in two performance grades. The C and the A versions have calibration accuracies of \pm 1°C and \pm 3°C, respectively. Both are designed to be used from 0 to \pm 50°C, and are available in 14-pin, hermetically sealed, sidebrazed ceramic DIPs as well as low cost cerdip packages.

PRODUCT HIGHLIGHTS

- The AD594/AD595 provides cold junction compensation, amplification, and an output buffer in a single IC package.
- 2. Compensation, zero, and scale factor are all precalibrated by laser wafer trimming (LWT) of each IC chip.
- Flexible pin-out provides for operation as a set-point controller or a stand-alone temperature transducer calibrated in degrees Celsius.
- Operation at remote application sites is facilitated by low quiescent current and a wide supply voltage range of +5V to dual supplies spanning 30V.
- Differential input rejects common-mode noise voltage on the thermocouple leads.

AD594/AD595 — SPECIFICATIONS (@ +25°C and V_s = 5 V, Type J (AD594), Type K (AD595) Thermocouple, unless otherwise noted)

SE SPECIAL PRINCIPLE POR	BEATLE VERNETH BASEL	AD RESIDENTAL SERVICES.	The second second	THE RESERVE THE RESERVE THE PERSON	W 40 - 1
Model	AD594A Min Typ Max	AD594C Min Typ Max	AD595A Min Typ Max	AD595C Min Typ Max	Units
ABSOLUTE MAXIMUM RATINGS $+V_S$ to $-V_S$ Common-Mode Input Voltage Differential Input Voltage Alarm Voltages	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	-V _S -0.15 +V _S -V _S	-V _S -0.15 +V _S -V _S +V _S	-V _S -0.15 +V _S -V _S +V _S	Volts Volts Volts
+ALM -ALM Operating Temperature Range Output Short Circuit to Common	-V _S -V _S +36 -V _S +V _S -55 +125 Indefinite	-V _S -V _S +36 -V _S +V _S -55 +125 Indefinite	-V _S -V _S +36 -V _S +V _S -55 +125 Indefinite	-V _S -V _S +36 -V _S +V _S -55 +125 Indefinite	Volts Volts °C
TEMPERATURE MEASUREMENT (Specified Temperature Range 0 to +50°C) Calibration Error at +25°C¹ Stability vs. Temperature² Gain Error Nominal Transfer Function	±3 ±0.05 ±1.5	±1 ±0.025 ±0.75	±3 ±0.05 ±1.5 10	±1 ±0.025 ±0.75 10	°C °C/°C % mV/°C
AMPLIFIER CHARACTERISTICS Closed Loop Gain ³ Input Offset Voltage Input Bias Current Differential Input Range Common-Mode Rangivity – RTO Power Supply Sensitivity – RTO	193.4 (Temperature in °C)×51.70 μV/°C -0.1 -10 -V _S -0.15 +50 +V _S -4 10 10	$ \begin{array}{c} 193.4 \\ (\text{Temperature in } ^{\circ}\text{C}) \times 51.70 \ \mu\text{V/}^{\circ}\text{C} \\ 0.1 \\ -\text{V}_{\text{S}} -0.15 & +\text{V}_{\text{S}} -4 \\ 10 & 10 \\ \end{array} $	$ \begin{array}{c} 247.3 \\ (\text{Temperature in } ^{\circ}\text{C}) \times 40.44 \ \mu\text{V/}^{\circ}\text{C} \\ 0.1 \\ -10 \\ -\text{V}_{\text{S}} -0.15 \\ +\text{V}_{\text{S}} -4 \\ 10 \\ 10 \\ \end{array} $	$ \begin{array}{c} 247.3 \\ (\text{Temperature in $^\circ$C}) \times 40.44 \ \mu\text{V/PC} \\ 0.1 \\ -10 \\ -V_S - 0.15 \\ 10 \\ 10 \\ \end{array} $	μV μA mV Volts mV/V mV/V
Output Voltage Range Dual Supplies Single Supply Usable Output Current ⁴ 3 dB Bandwidth	-V _S +2.5 +V _S -2 0 +V _S -2 ±5 15	-V _S +2.5 +V _S -2 +V _S -2 ±5 15	-V _S +2.5 +V _S -2 +V _S +2 ±5 15	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Volts Volts mA kHz
ALARM CHARACTERISTICS VCE(SAT) at 2 mA Leakage Current Operating Voltage at – ALM Short Circuit Current	0.3 ±1 +V _S -4	0.3 ±1 +V _s -4	0.3 ±1 +V _s -4	0.3 ±1 +V _s -4	Volts µA max Volts mA
POWER REQUIREMENTS Specified Performance Operating* Quiescent Current (No Load) +V _S -V _S	$+V_S = 5, -V_S = 0$ $+V_S \text{ to } -V_S \le 30$ 160 300 100	$+V_S = 5, -V_S = 0$ $+V_S \text{ to } -V_S = 30$ 160 300 100	$+V_S = 5, -V_S = 0$ $+V_S to -V_S = 30$ 160 300 100	$+V_S = 5, -V_S = 0$ $+V_S \text{ to } -V_S \le 30$ 160 300 100	Volts Volts μΑ μΑ
PACKAGE OPTION ⁶ TO-116 (D-14) Cerdip (Q-14A)	AD594AD AD594AQ	AD594CD AD594CQ	AD595AD AD595AQ	AD595CD AD595CQ	edanos be A3

Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

NOTES

1 Calibrated for minimum error at +25°C using a thermocouple sensitivity of 51.7 µV/°C. Since a J type thermocouple deviates from this straight line approximation, the AD594 will normally read 3.1 mV

when the measuring junction is at 0°C. The AD595 will similarly read 2.7 mV at 0°C.

2Defined as the slope of the line connecting the AD594/AD595 errors measured at 0°C and 50°C ambient temperature.

³Pin 8 shorted to Pin 9 Current Sink Capability in single supply configuration is limited to current drawn to ground through a 50 kΩ resistor at output voltages below 2.5 V. (including +5V) and by including a negative supply, temperature

⁻V_S must not exceed -16.5 V

⁶For outline information see Package Information section.

Specifications subject to change without notice.

	ermocouple nperature	Type J Voltage mV	AD594 Output mV	Type K Voltage mV	AD595 Output mV	the t	Thermocouple Temperature °C	Type J Voltage mV	AD594 Output mV	Type K Voltage mV	AD595 Output mV
- 2	200	- 7.890	- 1523	- 5.891	- 1454	1257	500	27.388	5300	20.640	5107
	180	- 7.402	- 1428	- 5.550	- 1370	X63.4.	520	28.511	5517	21.493	5318
	160	- 6.821	-1316	- 5.141	- 1269	120	540	29.642	5736	22.346	5529
	40	- 6.159	-1188	- 4.669	-1152	STUDY	560	30.782	5956	23.198	5740
od# 31		- 5.426	-1046	4.138	-1021	ol od	580	31.933	6179	24.050	5950
- 1	100 59113	- 4.632	- 893	- 3.553	- 876	23700	600	33.096	6404	24.902	6161
befri	80	- 3.785	- 729	- 2.920	- 719	m A	620	34.273	6632	25.751	6371
Thought.	60	- 2.892	- 556	- 2.243	- 552	STATE OF THE PARTY	640	35.464	6862	26.599	6581
_	40 5 511181	- 1.960	- 376	- 1.527	- 375	ROATO -	660	36.671	7095	27.445	6790
	20	995	- 189	777	- 189		680	37.893	7332	28.288	6998
	10	501	- 94	392	- 94		700	39.130	7571	28.128	7206
	0	0	3.1	0	2.7		720	40.382	7813	29.965	7413
	10	.507	101	.397	101		740	41.647	8058	30.799	7619
	20	1.019	200	.798	200		750	42.283	8181	31.214	7722
	25	1.277	250	1.000	250		760	-	-	31.629	7825
	30	1.536	300	1.203	300		780	-		32.455	8029
	40	2.058	401	1.611	401		800	MINOD.	-	33.277	8232
	50	2.585	503	2.022	503		820	are Suor	ction. Sin	34.095	8434
	60	3.115	606	2.436	605		840	-	-	34.909	8636
	80	4.186	813	3.266	810		860	+5V to +	age from	35.718	8836
	100	5.268	1022	4.095	1015		880	poz-mini	rs being m	36.524	9035
	120	6.359	1233	4.919	1219		900	mather + 5	onfiguratio	37.325	9233
	140	7.457	1445	5.733	1420		920	cim 7 stro	te nōitoon	38.122	9430
	160	8.560	1659	6.539	1620		940	-	_	38.915	9626
	180	9.667	1873	7.338	1817	one Til	960	anocouph	Line ther	39.703	9821
To do	200	10.777	2087	8.137	2015	300.1	980	ania Tanana	idas muses a	40.488	10015
	220	11.887	2302	8.938	2213		1000	mic to and	-	41.269	10209
sought.	240	12.998	2517	9.745	2413	LOSE	1020	St El title	outling at	42.045	10400
oddoo.	260	14.108	2732	10.560	2614	re-to	1040	promitibe	r - V. The	42.817	10591
t the	280 TA MONTH	15.217	2946	11.381	2817	nous	1060	at pin 9 r	he output	43.585	10781
3	300	16.325	3160	12.207	3022	3877.85	1080	r chancu	ure teansfe	44.349	10970
agree and	320	17.432	3374	13.039	3327	ndT	1100		ulaman to	45.108	11158
	340	18.537	3588	13.874	3434	3000	1120		Alddus ren	45.863	11345
11.11	360	19.640	3801	14.712	3641	(D. 10)	1140	mocontra	ns of Decet	46.612	11530
- 3	380	20.743	4015	15.552	3849	COURT	1160	iute=sqms	positive te	47.356	11714
ed4	400 oda sai	21.846	4228	16.395	4057	o oT	1180	07 VZ-	-	48.095	11897
neist	120	22.949	4441	17.241	4266	clean	1200	-	-	48.828	12078
words 4	140	24.054	4655	18.088	4476	alana.	1220	- 1	-	49.555	12258
100	160	25.161	4869	18.938	4686	41607	1240	-	- 1000	50.276	12436
P. C.	180	26.272	5084	19.788	4896	bris	1250	Th THE	11 161 (4)	50.633	12524

Table I. Output Voltage vs. Thermocouple Temperature (Ambient +25°C, V_S = -5V, +15V)

INTERPRETING AD594/AD595 OUTPUT VOLTAGES

To achieve a temperature proportional output of $10\text{mV}^\circ\text{C}$ and accurately compensate for the reference junction over the rated operating range of the circuit, the AD594/AD595 is gain trimmed to match the transfer characteristic of J and K type thermocouples at 25°C. For a type J output in this temperature range the TC is $51.70\mu\text{V}^\circ\text{C}$, while for a type K it is $40.44\mu\text{V}^\circ\text{C}$. The resulting gain for the AD594 is 193.4 ($10\text{mV}^\circ\text{C}$ divided by $51.7\mu\text{V}^\circ\text{C}$) and for the AD595 is 247.3 ($10\text{mV}^\circ\text{C}$ divided by $40.44\mu\text{V}^\circ\text{C}$). In addition, an absolute accuracy trim induces an input offset to the output amplifier characteristic of $16\mu\text{V}$ for the AD594 and $11\mu\text{V}$ for the AD595. This offset arises because the AD594/AD595 is trimmed for a 250mV output while applying a 25°C thermocouple input.

Because a thermocouple output voltage is nonlinear with respect to temperature, and the AD594/AD595 linearly amplifies the compensated signal, the following transfer functions should be used to determine the actual output voltages:

AD594 output = (Type J Voltage + 16μ V) × 193.4

AD595 output = (Type K Voltage + 11μ V) × 247.3 or conversely:

Type J voltage = $(AD594 \text{ output } / 193.4) - 16\mu\text{V}$

Type K voltage = $(AD595 \text{ output } / 247.3) - 11\mu\text{V}$

Table I above lists the ideal AD594/AD595 output voltages as a function of Celsius temperature for type J and K ANSI standard thermocouples, with the package and reference junction at 25°C. As is normally the case, these outputs are subject to calibration, gain and temperature sensitivity errors. Output values for intermediate temperatures can be interpolated, or calculated using the output equations and ANSI thermocouple voltage tables referred to zero degrees Celsius. Due to a slight variation in alloy content between ANSI type J and DIN FE-CUNI thermocouples Table I should not be used in conjunction with European standard thermocouples. Instead the transfer function given previously and a DIN thermocouple table should be used. ANSI type K and DIN NICR-NI thermocouples are composed of identical alloys and exhibit similar behavior. The upper temperature limits in Table I are those recommended for type J and type K thermocouples by the majority of vendors.

conditioner. Using a single +5V supply the interconnections shown in Figure 1 will provide a direct output from a type J thermocouple (AD594) or type K thermocouple (AD595) measuring from 0 to +300°C.




Figure 1. Basic Connection, Single Supply Operation

Any convenient supply voltage from +5V to +30V may be used, with self-heating errors being minimized at lower supply levels. In the single supply configuration the +5V supply connects to pin 11 with the V- connection at pin 7 strapped to power and signal common at pin 4. The thermocouple wire inputs connect to pins 1 and 14 either directly from the measuring point or through intervening connections of similar thermocouple wire type. When the alarm output at pin 13 is not used it should be connected to common or -V. The precalibrated feedback network at pin 8 is tied to the output at pin 9 to provide a $10mV/^{\circ}C$ nominal temperature transfer characteristic.

By using a wider ranging dual supply, as shown in Figure 2, the AD594/AD595 can be interfaced to thermocouples measuring both negative and extended positive temperatures.




Figure 2. Dual Supply Operation

With a negative supply the output can indicate negative temperatures and drive grounded loads or loads returned to positive voltages. Increasing the positive supply from 5V to 15V extends the output voltage range well beyond the 750°C temperature limit recommended for type J thermocouples (AD594) and the 1250°C for type K thermocouples (AD595).

Common-mode voltages on the thermocouple inputs must remain within the common-mode range of the AD594/AD595, with a return path provided for the bias currents. If the thermocouple is not remotely grounded, then the dotted line connections in

the thermocoupie loop are not converted to normal mode.

THERMOCOUPLE CONNECTIONS

The isothermal terminating connections of a pair of themocouple wires forms an effective reference junction. This junction must be kept at the same temperature as the AD594/AD595 for the internal cold junction compensation to be effective.

A method that provides for thermal equilibrium is the printed circuit board connection layout illustrated in Figure 3.




Figure 3. PCB Connections

Here the AD594/AD595 package temperature and circuit board are thermally contacted in the copper printed circuit board tracks under pins 1 and 14. The reference junction is now composed of a copper-constantan (or copper-alumel) connection and copperion (or copper-chromel) connection, both of which are at the same temperature as the AD594/AD595.

The printed circuit board layout shown also provides for placement of optional alarm load resistors, recalibration resistors and a compensation capacitor to limit bandwidth.

To ensure secure bonding the thermocouple wire should be cleaned to remove oxidation prior to soldering. Noncorrosive rosin flux is effective with iron, constantan, chromel and alumel and the following solders: 95% tin-5% antimony, 95% tin-5% silver or 90% tin-10% lead.

FUNCTIONAL DESCRIPTION

The AD594 behaves like two differential amplifiers. The outputs are summed and used to control a high-gain amplifier, as shown in Figure 4.




Figure 4. AD594/AD595 Block Diagram

In normal operation the main amplifier output, at pin 9, is connected to the feedback network, at pin 8. Thermocouple signals applied to the floating input stage, at pins 1 and 14, are

of the main amplifier is fed back to a second differential stage in an inverting connection. The feedback signal is amplified by this stage and is also applied to the main amplifier input through a summing circuit. Because of the inversion, the amplifier causes the feedback to be driven to reduce this difference signal to a small value. The two differential amplifiers are made to match and have identical gains, G. As a result, the feedback signal that must be applied to the right-hand differential amplifier will precisely match the thermocouple input signal when the difference signal has been reduced to zero. The feedback network is trimmed so that the effective gain to the output, at pins 8 and 9, results in a voltage of $10 \text{mV}/^{\circ}\text{C}$ of thermocouple excitation.

In addition to the feedback signal, a cold junction compensation voltage is applied to the right-hand differential amplifier. The compensation is a differential voltage proportional to the Celsius temperature of the AD594/AD595. This signal disturbs the differential input so that the amplifier output must adjust to restore the input to equal the applied thermocouple voltage.

The compensation is applied through the gain scaling resistors so that its effect on the main output is also $10\text{mV/}^\circ\text{C}$. As a result, the compensation voltage adds to the effect of the thermocouple voltage a signal directly proportional to the difference between 0°C and the AD594/AD595 temperature. If the thermocouple reference junction is maintained at the AD594/AD595 temperature, the output of the AD594/AD595 will correspond to the reading that would have been obtained from amplification of a signal from a thermocouple referenced to an ice bath.

The AD594/AD595 also includes an input open circuit detector that switches on an alarm transistor. This transistor is actually a current-limited output buffer, but can be used up to the limit as a switch transistor for either pull-up or pull-down operation of external alarms.

The ice point compensation network has voltages available with positive and negative temperature coefficients. These voltages may be used with external resistors to modify the ice point compensation and recalibrate the AD594/AD595 as described in the next column.

The feedback resistor is separately pinned out so that its value can be padded with a series resistor, or replaced with an external resistor between pins 5 and 9. External availability of the feedback resistor allows gain to be adjusted, and also permits the AD594/AD595 to operate in a switching mode for set-point operation.

CAUTIONS:

The temperature compensation terminals (+C and -C) at pins 2 and 6 are provided to supply small calibration currents only. The AD594/AD595 may be permanently damaged if they are grounded or connected to a low impedance.

The AD594/AD595 is internally frequency compensated for feedback ratios (corresponding to normal signal gain) of 75 or more. If a lower gain is desired, additional frequency compensation should be added in the form of a 300pF capacitor from pin 10 to the output at pin 9. As shown in Figure 5 an additional $0.01\mu F$ capacitor between pins 10 and 11 is recommended.




Figure 5. Low Gain Frequency Compensation

RECALIBRATION PRINCIPLES AND LIMITATIONS

The ice point compensation network of the AD594/AD595 produces a differential signal which is zero at 0°C and corresponds to the output of an ice referenced thermocouple at the temperature of the chip. The positive TC output of the circuit is proportional to Kelvin temperature and appears as a voltage at +T. It is possible to decrease this signal by loading it with a resistor from +T to COM, or increase it with a pull-up resistor from +T to the larger positive TC voltage at +C. Note that adjustments to +T should be made by measuring the voltage which tracks it at -T. To avoid destabilizing the feedback amplifier the measuring instrument should be isolated by a few thousand ohms in series with the lead connected to -T.




Figure 6. Decreased Sensitivity Adjustment

Changing the positive TC half of the differential output of the compensation scheme shifts the zero point away from 0°C. The zero can be restored by adjusting the current flow into the negative input of the feedback amplifier, the -T pin. A current into this terminal can be produced with a resistor between -C and -T to balance an increase in +T, or a resistor from -T to COM to offset a decrease in +T.

If the compensation is adjusted substantially to accommodate a different thermocouple type, its effect on the final output voltage will increase or decrease in proportion. To restore the nominal output to $10\text{mV}/^{\circ}\text{C}$ the gain may be adjusted to match the new compensation and thermocouple input characteristics. When reducing the compensation the resistance between -T and COM automatically increases the gain to within 0.5% of the correct value. If a smaller gain is required, however, the nominal $47\text{k}\Omega$ internal feedback resistor can be paralleled or replaced with an external resistor.

Fine calibration adjustments will require temperature response measurements of individual devices to assure accuracy. Major reconfigurations for other thermocouple types can be achieved without seriously compromising initial calibration accuracy, so long as the procedure is done at a fixed temperature using the factory calibration as a reference. It should be noted that intermediate recalibration conditions may require the use of a negative supply. An example using a type E thermocouple and an AD594 is given on the next page.

AD594/AD595

recalibration.

EXAMPLE: TYPE E RECALIBRATION – AD594/AD595Both the AD594 and AD595 can be configured to condition the output of a type E (chromel-constantan) thermocouple. Temperature characteristics of type E thermocouples differ less from type J, than from type K, therefore the AD594 is preferred for

While maintaining the device at a constant temperature follow the recalibration steps given here. First, measure the device temperature by tying both inputs to common (or a selected common mode potential) and connecting FB to V_O . The AD594 is now in the stand alone Celsius thermometer mode. For this example assume the ambient is $24^{\circ}C$ and the initial output V_O is 240 mV. Check the output at V_O to verify that it corresponds to the temperature of the device.

Next, measure the voltage -T at pin 5 with a high impedance DVM (capacitance should be isolated by a few thousand ohms of resistance at the measured terminals). At 24°C the -T voltage will be about 8.3mV. To adjust the compensation of an AD594 to a type E thermocouple a resistor, R1, should be connected between +T and +C, pins 2 and 3, to raise the voltage at -T by the ratio of thermocouple sensitivities. The ratio for converting a type J device to a type E characteristic is:

$$r (AD594) = (60.9 \mu V/^{\circ}C)/(51.7 \mu V/^{\circ}C) = 1.18$$

Thus, multiply the initial voltage measured at -T by r and experimentally determine the R1 value required to raise -T to that level. For the example the new -T voltage should be about 9.8mV. The resistance value should be approximately 1.8kO.

The zero differential point must now be shifted back to 0° C. This is accomplished by multiplying the original output voltage V_O by r and adjusting the measured output voltage to this value by experimentally adding a resistor, R2, between -C and -T, pins 5 and 6. The target output value in this case should be about 283 mV. The resistance value of R2 should be approximately 240 kO

Finally, the gain must be recalibrated such that the output V_O indicates the device's temperature once again. Do this by adding a third resistor, R3, between FB and -T, pins 8 and 5. V_O should now be back to the initial 240mV reading. The resistance value of R3 should be approximately $280k\Omega$. The final connection diagram is shown in Figure 7. An approximate verification of the effectiveness of recalibration is to measure the differential gain to the output. For type E it should be 164.2.




Figure 7. Type E Recalibration

When implementing a similar recalibration procedure for the AD595 the values for R1, R2, R3 and r will be approximately 650Ω , $84k\Omega$, $93k\Omega$ and 1.51, respectively. Power consumption will increase by about 50% when using the AD595 with type E inputs.

Note that during this procedure it is crucial to maintain the AD594/AD595 at a stable temperature because it is used as the temperature reference. Contact with fingers or any tools not at ambient temperature will quickly produce errors. Radiational heating from a change in lighting or approach of a soldering iron must also be guarded against.

USING TYPE T THERMOCOUPLES WITH THE AD595 Because of the similarity of thermal EMFs in the 0 to 50°C range between type K and type T thermocouples, the AD595 can be directly used with both types of inputs. Within this ambient temperature range the AD595 should exhibit no more than an additional 0.2°C output calibration error when used with type T inputs. The error arises because the ice point compensator is trimmed to type K characteristics at 25°C. To calculate the AD595 output values over the recommended -200 to 350°C range for type T thermocouples, simply use the ANSI thermocouple voltages referred to 0°C and the output equation given on page 3 for the AD595. Because of the relatively large nonlinearities associated with type T thermocouples the output will deviate widely from the nominal 10mV/°C. However, cold junction compensation over the rated 0 to 50°C ambient will remain accurate.

STABILITY OVER TEMPERATURE

Each AD594/AD595 is tested for error over temperature with the measuring thermocouple at 0°C. The combined effects of cold junction compensation error, amplifier offset drift and gain error determine the stability of the AD594/AD595 output over the rated ambient temperature range. Figure 8 shows an AD594/AD595 drift error envelope. The slope of this figure has units of °C/°C.




Figure 8. Drift Error vs. Temperature

THERMAL ENVIRONMENT EFFECTS

The inherent low power dissipation of the AD594/AD595 and the low thermal resistance of the package make self-heating errors almost negligible. For example, in still air the chip to ambient thermal resistance is about 80°C/watt (for the D package). At the nominal dissipation of $800\mu\text{W}$ the self-heating in free air is less than 0.065°C . Submerged in fluorinert liquid (unstirred) the thermal resistance is about 40°C/watt , resulting in a self-heating error of about 0.032°C .

SET-POINT CONTROLLER

The AD594/AD595 can readily be connected as a set-point controller as shown in Figure 9.




Figure 9. Set-Point Controller

The thermocouple is used to sense the unknown temperature and provide a thermal EMF to the input of the AD594/AD595. The signal is cold junction compensated, amplified to 10mV/°C and compared to an external set-point voltage applied by the user to the feedback at pin 8. Table I lists the correspondence between set-point voltage and temperature, accounting for the nonlinearity of the measurement thermocouple. If the set-point temperature range is within the operating range (-55°C to +125°C) of the AD594/AD595, the chip can be used as the transducer for the circuit by shorting the inputs together and utilizing the nominal calibration of 10mV/°C. This is the centigrade thermometer configuration as shown in Figure 13.

In operation if the set-point voltage is above the voltage corresponding to the temperature being measured the output swings low to approximately zero volts. Conversely, when the temperature rises above the set-point voltage the output switches to the positive limit of about 4 volts with a +5V supply. Figure 9 shows the set-point comparator configuration complete with a heater element driver circuit being controlled by the AD594/AD595 toggled output. Hysteresis can be introduced by injecting a current into the positive input of the feedback amplifier when the output is toggled high. With an AD594 about 200nA into the +T terminal provides 1°C of hysteresis. When using a single 5V supply with an AD594, a $20M\Omega$ resistor from V_{O} to +T will supply the 200nA of current when the output is forced high (about 4V). To widen the hysteresis band decrease the resistance connected from V_{O} to +T.

ALARM CIRCUIT

In all applications of the AD594/AD595 the -ALM connection, pin 13, should be constrained so that it is not more positive than (V+)-4V. This can be most easily achieved by connecting pin 13 to either common at pin 4 or V-at pin 7. For most applications that use the alarm signal, pin 13 will be grounded and the signal will be taken from +ALM on pin 12. A typical application is shown in Figure 10.

In this configuration the alarm transistor will be off in normal operation and the 20k pull up will cause the +ALM output on pin 12 to go high. If one or both of the thermocouple leads are interrupted, the +ALM pin will be driven low. As shown in Figure 10 this signal is compatible with the input of a TTL gate which can be used as a buffer and/or inverter.




Figure 10. Using the Alarm to Drive a TTL Gate ("Grounded" Emitter Configuration)

Since the alarm is a high level output it may be used to directly drive an LED or other indicator as shown in Figure 11.




Figure 11. Alarm Directly Drives LED

A 270Ω series resistor will limit current in the LED to 10mA, but may be omitted since the alarm output transistor is current limited at about 20mA. The transistor, however, will operate in a high dissipation mode and the temperature of the circuit will rise well above ambient. Note that the cold junction compensation will be affected whenever the alarm circuit is activated. The time required for the chip to return to ambient temperature will depend on the power dissipation of the alarm circuit, the nature of the thermal path to the environment and the alarm duration.

The alarm can be used with both single and dual supplies. It can be operated above or below ground. The collector and emitter of the output transistor can be used in any normal switch configuration. As an example a negative referenced load can be driven from -ALM as shown in Figure 12.

The collector (+ALM) should not be allowed to become more positive than (V-)+36V, however, it may be permitted to be more positive than V+. The emitter voltage (-ALM) should be constrained so that it does not become more positive than 4 volts below the V+applied to the circuit.

Additionally, the AD594/AD595 can be configured to produce an extreme upscale or downscale output in applications where an extra signal line for an alarm is inappropriate. By tying either of the thermocouple inputs to common most runaway control conditions can be automatically avoided. A + IN to common connection creates a downscale output if the thermocouple opens, while connecting – IN to common provides an upscale output.




Figure 12. - ALM Driving A Negative Referenced Load

CELSIUS THERMOMETER

The AD594/AD595 may be configured as a stand-alone celsius thermometer as shown in Figure 13.




Figure 13. AD594/AD595 as a Stand-Alone Celsius Thermometer

Simply omit the thermocouple and connect the inputs (pins 1 and 14) to common. The output now will reflect the compensation voltage and hence will indicate the AD594/AD595 temperature with a scale factor of $10 \text{mV}/^{\circ}\text{C}$. In this three terminal, voltage output, temperature sensing mode, the AD594/AD595 will operate over the full military -55°C to $+125^{\circ}\text{C}$ temperature range.

THERMOCOUPLE BASICS

Thermocouples are economical and rugged; they have reasonably good long-term stability. Because of their small size, they respond quickly and are good choices where fast response is important. They function over temperature ranges from cryogenics to jetengine exhaust and have reasonable linearity and accuracy.

Because the number of free electrons in a piece of metal depends on both temperature and composition of the metal, two pieces of dissimilar metal in isothermal contact will exhibit a potential difference that is a repeatable function of temperature, as shown in Figure 14. The resulting voltage depends on the temperatures, T1 and T2, in a repeatable way.

Since the thermocouple is basically a differential rather than absolute measuring device, a known reference temperature is required for one of the junctions if the temperature of the other is to be inferred from the output voltage. Thermocouples made of specially selected materials have been exhaustively characterized in terms of voltage versus temperature compared to primary temperature standards. Most notably the water-ice point of 0°C is used for tables of standard thermocouple performance.




Figure 14. Thermocouple Voltage with 0°C Reference

An alternative measurement technique, illustrated in Figure 15, is used in most practical applications where accuracy requirements do not warrant maintenance of primary standards. The reference junction temperature is allowed to change with the environment




Figure 15. Substitution of Measured Reference Temperature for Ice Point Reference

of the measurement system, but it is carefully measured by some type of absolute thermometer. A measurement of the thermocouple voltage combined with a knowledge of the reference temperature can be used to calculate the measurement junction temperature. Usual practice, however, is to use a convenient thermoelectric method to measure the reference temperature and to arrange its output voltage so that it corresponds to a thermocouple referred to 0°C. This voltage is simply added to the thermocouple voltage and the sum then corresponds to the standard voltage tabulated for an ice-point referenced thermocouple.

The temperature sensitivity of silicon integrated circuit transistors is quite predictable and repeatable. This sensitivity is exploited in the AD594/AD595 to produce a temperature related voltage to compensate the reference or "cold" junction of a thermocouple as shown in Figure 16.




Figure 16. Connecting Isothermal Junctions

Since the compensation is at the reference junction temperature, it is often convenient to form the reference "junction" by connecting directly to the circuit wiring. So long as these connections and the compensation are at the same temperature no error will result.



Thermocouple Conditioner and Set-Point Controller

AD596*/AD597*

FEATURES Low Cost

Operates with Type J (AD596) or Type K (AD597) Thermocouples

Built-in Ice Point Compensation
Temperature Proportional Operation – 10mV/°C
Temperature Set-Point Operation – ON/OFF
Programmable Switching Hysteresis

PRODUCT DESCRIPTION

High Impedance Differential Input

The AD596/AD597 is a monolithic temperature set-point controller which has been optimized for use at elevated temperatures such as those found in oven control applications. The device cold junction compensates and amplifies a type J or K thermocouple input to derive an internal signal proportional to temperature. The internal signal is then compared with an externally applied set-point voltage to yield a low impedance switched output voltage. Dead-Band or switching hysteresis can be programmed using a single external resistor. Alternately, the AD596/AD597 can be configured to provide a voltage output (10mV/°C) directly from a type J or K thermocouple signal. It can also be used as a stand-alone voltage output temperature sensor.

The AD596/AD597 can be powered with a single supply from +5V to +30V, or dual supplies up to a total span of 36V. Typical quiescent supply current is $160\mu A$ which minimizes self-heating errors.


The AD596/AD597 H package option includes a thermocouple failure alarm that indicates an open thermocouple lead when operated in the temperature proportional measurement mode. The alarm output has a flexible format which can be used to drive relays, LEDs or TTL logic.

The device is packaged in a reliability qualified, cost effective 10-pin metal can, 8-pin plastic minidip or SOIC and is trimmed to operate over an ambient temperature range from $+25^{\circ}\mathrm{C}$ to $+100^{\circ}\mathrm{C}$. Operation over an extended ambient temperature range is possible with slightly reduced accuracy. The AD596 will amplify thermocouple signals covering the entire $-200^{\circ}\mathrm{C}$ to $+760^{\circ}\mathrm{C}$ temperature range recommended for type J thermocouples while the AD597 can accommodate $-200^{\circ}\mathrm{C}$ to $+1250^{\circ}\mathrm{C}$ type K inputs.


The AD596/AD597 has a calibration accuracy of \pm 4°C at an ambient temperature of 60°C and an ambient temperature stability specification of 0.05°C/°C from +25°C to +100°C. If higher accuracy, or a lower ambient operating temperature is required, either the AD594 (J thermocouple) or AD595 (K thermocouple) should be considered.

FUNCTIONAL BLOCK DIAGRAMS

TO-100 (H) Package



8-Pin Plastic Mini-DIP (N) Package or SOIC (R) Package



PRODUCT HIGHLIGHTS

- The AD596/AD597 provides cold junction compensation and a high gain amplifier which can be used as a set-point comparator.
- The input stage of the AD596/AD597 is a high quality instrumentation amplifier that allows the thermocouple to float over most of the supply voltage range.
- Linearization not required for thermocouple temperatures close to 175°C (+100°C to +540°C for AD596).
- Cold junction compensation is optimized for ambient temperatures ranging from +25°C to +100°C.
- In the stand-alone mode, the AD596/AD597 produces an output voltage that indicates its own temperature.

AD596/AD597 — SPECIFICATIONS $(@+60^{\circ}C \text{ and } V_s=10V, \text{Type J (AD596), Type K (AD597)}$ Thermocouple, unless otherwise noted)

Model	AD596		AD597AH	I	AD	100			
	Min Typ	Max	Min	Тур	Max	Min	Тур	Max	Units
ABSOLUTE MAXIMUM RATINGS	700		CHERT			State Basel State	I W D	OF THE PARTY	aless.
$+V_s$ to $-V_s$		36			36			36	Volts
Common-Mode Input Voltage	$(-V_s - 0.15)$	$+V_s$	$(-V_s - 0.1)$	5)	+V _s	$(-V_s - 0.15)$		+V _s	Volts
Differential Input Voltage	-V _s	+V _s	-V _s	,	+V _s	-V _s		+V _s	Volts
Alarm Voltages	* S	· • s	* S		· *S	* 5		* * \$	VOICS
	37	(17 26)	-V _s		(\$7 + 26)	-V _s		1 37 120	Volts
+ALM	-V _S IAMOTTOM	$(-V_S + 36)$			$(-V_{s} + 36)$			$(-V_{s} + 36)$	
-ALM	$-V_S$	$+V_s$	$-V_s$		$+V_S$	$-V_s$		$+V_{s}$	Volts
Operating Temperature Range	-55	+125	-55		+125	-40		+125	°C
Output Short Circuit to Common	Indefinite		Indefinite			Indefinite			13
TEMPERATURE MEASUREMENT	115	14			-x/=x/=10	nothsanoor	not Com	do les Pair	Sul S
(Specified Temperature Range						onet Onera			Terra
+25°C to +100°C)	The same of the sa					Fregu Isno			
	1000				FIOMOPI	otterned to		Southern 2	200
Calibration Error ¹	-4	+4	-4		+4	hing Hyster	Syysto	alth merso	°C
Stability vs. Temperature ²	±0.			±0.02	±0.05	south lairness	±0.02	±0.05	°C/°C
Gain Error	-1.5	+1.5	-1.5		+1.5	-1.5		+1.5	%
Nominal Transfer Function	10		THE STATE OF	10		7,000	10		mV/°(
AMPLIFIER CHARACTERISTICS	D T 1997		1000			200	1 2 34.00	MARKET ALLEY	2000
Closed Loop Gain ³	180	6	-E	245.5		not outsions	245.5		V/V
T OCC X7-1	°C×53.21		2010	C×41.27-	ar elevate in	Assed for use	×41.27-	ar and duid	μV
Input Bias Current	0.1	1 233	7 - 14 - 14	0.1	lications, I	res longeon n		those found	HOUSE SHEETS
		. 50	10	K ther-	+50	10 ms bas	0.1	erion cavarr	μΑ
Differential Input Range	-10	+50	-10		. 50				mV
Common Mode Range	$(-V_s-0.15)$	$(+V_{S}-4)$	$(+V_S-0.15)$			$(-V_S-0.15)$			Volts
Common Mode Sensitivity-RTO	0	10			10	signal is then		10	mV/V
Power Supply Sensitivity-RTO	-V 1	10	ched	ance I with	10	Itage to yield	od mice	10	mV/V
Output Voltage Range			-0			or switching			10/33
Dual Supplies	$(-V_s+2.5)$	$(+V_s-2)$	$(-V_S + 2.5)$		$(+V_s-2)$	$(-V_s+2.5)$		$(+V_s-2)$	Volts
Single Supply	0 3102 10	$(+V_s-2)$	0		$(+V_s-2)$	O spivoro o		$(+V_{s}-2)$	Volts
Usable Output Current ⁴	±5		±5			±5		TOTAL SECTION	mA
3dB Bandwidth	15		56	15		figotomizen.	15		kHz
ALARM CHARACTERISTICS5	PATECOA	DH A		NO. BELLE	e amendi	Alarm Function	n Not E	Sinned Out	28 has
V _{CE(SAT)} at 2mA	0.3		200	0.3		Alarin Function	JII INOU I	illied Out	Volts
	0.3	. 1			n+10 (830) i	oplies up to			1000
Leakage Current	07	±1							μА
Operating Voltage at -ALM		$(+V_S-4)$			$(+V_S-4)$	arrent is 160			Volts
Short Circuit Current	20			20		1 1			mA
POWER REQUIREMENTS	(4)		ole	посовить	di a subirior	anitgo essa	H pad	SPEVALUS97	IA of
Operating	(+V _s to -	V _s)≤30	(+	V_s to $-V_s$)	≤30	(+V _s	to -Ve)≤30	Volts
Quiescent Current	(a) Imm			Lan to			3		nerated
+Vs TUBY 8	160	300	-	160	300	enversagard a	160	300	μA
-V _s	100	200		100	200	tible formet	100	200	μΑ
. 2	100	200		100	200	lagric	100	200	μα

NOTES

1 This is a measure of the deviation from ideal with a measuring thermocouple junction of 175°C and a chip temperature of 60°C. The ideal transfer function is

AD596: $V_{OUT} = 180.57 \times (V_m - V_s + (ambient in ^{\circ}C) \times 53.21 \mu V/^{\circ}C + 235 \mu V)$ AD597: $V_{OUT} = 245.46 \times (V_m - V_s + (ambient in ^{\circ}C) \times 41.27 \mu V/^{\circ}C - 37 \mu V)$

where V_m and V_a represent the measuring and ambient temperatures and are taken from the appropriate J or K thermocouple table. The ideal transfer function minimizes the error over the ambient temperature range of 25°C to 100°C with a thermocouple temperature of approximately 175°C.

²Defined as the slope of the line connecting the AD596/AD597 CJC errors measured at 25°C and 100°C ambient temperature.

³Pin 6 shorted to pin 7.

*Current Sink Capability in single supply configuration is limited to current drawn to ground through a 50kΩ resistor at output voltages below 2.5V. ⁵Alarm function available on H package option only.

Specifications subject to change without notice.

Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

ORDERING GUIDE

Model	Package Description	Package Option ¹
AD596AH	TO-100	H-10A
AD597AH	TO-100	H-10A
AD597AN ²	Plastic DIP	N-8
AD597AR ²	SOIC	R-8

¹For outline information see Package Information section.

²Consult factory for availability.

	ocouple	Type J Voltage mV	AD596 Output mV	Type K Voltage mV	AD597 Output mV			Thermocouple Temperature C	Type J Voltage mV	AD596 Output mV	Type K Voltage mV	AD597 Output mV	
- 200	03 0/10	- 7.890	- 1370	- 5.891	- 1446	Habrig .		500	27.388	5000	20.640	5066	
- 180		- 7.402	-1282	- 5.550	-1362			520	28.511	5203	21.493	5276	
- 160		- 6.821	-1177	- 5.141	- 1262		SCHOOL	540	29.642	5407	22.346	5485	
- 140	100	- 6.159	- 1058	- 4.669	-1146		1 - 20°C	560 TA	30.782	5613	23.198	5694	ive o
- 120		- 5.426	- 925	- 4.138	- 1016		nges are	580	31.933	5821	24.050	5903	
- 100		- 4.632	- 782	- 3.553	- 872		,25V	600	33.096	6031	24.902	6112	90
- 80	BESTANDS	- 3.785	- 629	- 2.920	- 717		WOLLD	620	34.273	6243	25.751	6321	
- 60	TUSTUS	- 2.892	- 468	- 2.243	- 551		ISMA m	640	35.464	6458	26.599	6529	
- 40		- 1.960	- 299	- 1.527	- 375		c sypea	660	36.671	6676	27.445	6737	
2000- 20	-	995	- 125	777	- 191		Alstropasty	680	37.893	6897	28.288	6944	
- 10	969 KT30V	501	- 36	.392	- 96			700	39.130	7120	29.128	7150	ba
(0	54	0	0		oci nso n	720	40.382	7346	29.965	7355	
10)	.507	146	.397	97		186 ASS P 31	740	41.647	7575	30.799	7560	
20		1.019	238	.798	196		BERTHER	750	42.283	7689	31.214	7662	
25		1.277	285	1.000	245		Val	760	zaq a suqar	fises the o	31.629	7764	.e00
30)	1.536	332	1.203	295			780	-	-	32.455	7966	
40)	2.058	426	1.611	395		03 Y2 00	800	lante a mir	onerste fa	33.277	8168	
50	ode (2.585	521	2.022	496		dinning .	820	I T TENE	anillami sa	34.095	8369	
60)	3.115	617	2.436	598		Shirtister (2	840	H TO YES	STREET, NO.	34.909	8569	
S1411 10 80	system)	4.186	810	3.266	802		Saddan	860	11 10 A7 U	mount of St	35.718	8767	0 56
100		5.268	1006	4.095	1005	n adás	100H2	880	r bijnist bil	nusradima.	36.524	8965	
120		6.359	1203	*****	1207		201 101	900	V for Inc	er ugni sa	37.325	9162	
140		7.457	1401	5.733	1407		03	920	TESTAN	the ALDS96	38.122	9357	
160		8.560	1600	6.539	1605		at Alddmin	940	ures, then	man-quint	38.915	9552	
180	isch 26	9.667	1800	7.338	1801	remed		960		-	39.703	9745	ans
5811R5 II 200		10.777	2000	8.137	1997		releases to	980	elassocan	wife Tills on	40.488	9938	
220		11.887	2201	8.938	2194		100,000,000,000,000	1000	-	are Str. no	41.269	10130	
24		12.998	2401	9.745	2392			1020	n 15 offer.	1 pggHov a	42.045	10320	
26		14.108	2602	10.560	2592			1040	cura-anid s	eti ret hob	42.817	10510	
280	1597 au	15.217	2802	11.381	2794	In the	mecrion	1060	then die d	grounded,	43.585	10698	1000
realbasgo 30		16.325	3002	12.207	2996			1080	30 <u>-500</u> 0	be made t	44.439	10908	
M. J.A. 32		17.432	3202	13.039	3201			100	said-ads to	arm peth fo	45.108	11072	
noirement 34		18.537	3402	13.874	3406			1120	INCTHO RE	Dactorna wo	45.863	11258	
36		19.640	3601	14.712	3611			140	-	-	46.612	11441	
380)	20.743	3800	15.552	3817	940 TO	end no	160 998957	D597-H	ANDERECT A 18	47.356	11624	ír n
400		21.846	3999	16.395	4024		H. olegae		qo as lo a	he presenc		11805	
420		22.949	4198	17.241	4232			200	en, one en	ecomes op	48.828	11985	
atrisiaO 44		24.054	4398	18.088	4440			220	nostuo se	el to bayin	49.555	12164	
46		25.161	4598	18.938	4649		have settle	1240	ich is dete	nw neiten	50.276	12341	
48)	26.272	4798	19.788	4857		Anna Villa	1250	one or sent	TAN THURSDAY	50.633	12428	

Table I. Output Voltage vs. Thermocouple Temperature (Ambient $+60^{\circ}$ C, $V_S = -5V$, +15V)

TEMPERATURE PROPORTIONAL OUTPUT MODE

The AD596/AD597 can be used to generate a temperature proportional output of 10mV/°C when operated with J and K type thermocouples as shown in Figure 1. Thermocouples produce low level output voltages which are a function of both the temperature being measured and the reference or cold junction temperature. The AD596/AD597 compensates for the cold junction temperature and amplifies the thermocouple signal to produce a high level 10mV/°C voltage output which is a function only of the temperature being measured. The temperature stability of the part indicates the sensitivity of the output voltage to changes in ambient or device temperatures. This is typically 0.02°C/°C over the +25°C to +100°C recommended ambient temperature range. The parts will operate over the extended ambient temperature ranges from -55°C to +125°C, but thermocouple nonlinearity at the reference junction will degrade the temperature stability over this extended range. Table I is a list of ideal AD596/ AD597 output voltages as a function of Celsius temperature for type J and K ANSI standard thermocouples with package and reference junction at 60°C. As is normally the case, these outputs




Figure 1. Temperature Proportional Output Connection are subject to calibration and temperature sensitivity errors. These tables are derived using the ideal transfer functions:

AD596 output = (Type J voltage $+301.5\mu$ V) \times 180.57 AD597 output = (Type K voltage) \times 245.46

The offsets and gains of these devices have been laser trimmed to closely approximate thermocouple characteristics over measurement temperature ranges centered around 175°C with the

AD596/AD597

AD596/AD597 at an ambient temperature between 25°C and 100°C. This eliminates the need for additional gain or offset adjustments to make the output voltage read:

 $V_{OUT} = 10 \text{mV/°C} \times \text{(thermocouple temperature in °C)}$ (within specified tolerances).

Excluding calibration errors, the above transfer function is accurate to within 1° C from $+80^{\circ}$ C to $+550^{\circ}$ C for the AD596 and -20° C to $+350^{\circ}$ C for the AD597. The different temperature ranges are due to the differences in J and K type thermocouple curves.

European DIN FE-CuNi thermocouple vary slightly from ANSI type J thermocouples. Table I does not apply when these types of thermocouples are used. The transfer functions given previously and a thermocouple table should be used instead.

Figure 1 also shows an optional trimming network which can be used to change the device's offset voltage. Injecting or sinking 200nA from Pin 3 will offset the output approximately 10mV (1°C).

The AD596/AD597 can operate from a single supply from 5V to 36V or from split supplies totalling 36V or less as shown. Since the output can only swing to within 2V of the positive supply, the usable measurement temperature range will be restricted when positive supplies less than 15V for the AD597 and 10V for the AD596 are used. If the AD596/AD597 is to be used to indicate negative Celsius temperatures, then a negative supply is required.

Common-mode voltages on the thermocouple inputs must remain within the common-mode voltage range of the AD596/AD597, with a return path provided for the bias currents. If the thermocouple is not remotely grounded, then the dotted line connection shown in Figure 1 must be made to one of the thermocouple inputs. If there is no return path for the bias currents, the input stage will saturate, causing erroneous output voltages.

In this configuration, the AD596/AD597 H package option has circuitry which detects the presence of an open thermocouple. If the thermocouple loop becomes open, one or both of the inputs to the device will be deprived of bias current causing the output to saturate. It is this saturation which is detected internally and used to activate the alarm circuitry. The output of this feature has a flexible format which can be used to source or sink up to 20mA of current. The collector (+ALM) should not be allowed to become more positive than ($-\mathrm{V}_S+36\mathrm{V}$), however, it may be permitted to be more positive than $+\mathrm{V}_S$. The emitter voltage ($-\mathrm{ALM}$) should be constrained such that it does not become more positive than $4\mathrm{V}$ below $+\mathrm{V}_S$. If the alarm feature is not used, this pin should be connected to Pins 4 or 5 as shown in Figure 1. The alarm function is unavailable on the AN/AR package option.

SET-POINT CONTROL MODE

The AD596/AD597 can be connected as a set-point controller as shown in Figure 2. The thermocouple voltage is cold junction compensated, amplified, and compared to an external set-point voltage. The relationship between set-point voltage and temperature is given in Table I. If the temperature to be controlled is within the operating range (-55°C to $+125^{\circ}\text{C}$) of the device, it can monitor its own temperature by shorting the inputs to ground. The set-point voltage with the thermocouple inputs grounded is given by the expressions:

AD596 Set-Point Voltage = $^{\circ}C \times 9.6 \text{mV/}^{\circ}C + 42 \text{mV}$ AD597 Set-Point Voltage = $^{\circ}C \times 10.1 \text{mV/}^{\circ}C - 9.1 \text{mV}$ The input impedance of the set-point pin of the AD596/AD597 is approximately $50k\Omega$. The temperature coefficient of this resistance is $\pm 15 ppm/^{\circ}C$. Therefore, the $100ppm/^{\circ}C$ $5k\Omega$ pot shown in Figure 2 will only introduce an additional $\pm 1^{\circ}C$ degradation of temperature stability over the $+25^{\circ}C$ to $+100^{\circ}C$ ambient temperature range.




Figure 2. Set-Point Control Mode

Switching hysteresis is often used in set-point systems of this type to provide noise immunity and increase system reliability. By reducing the frequency of on-off cycling, mechanical component wear is reduced leading to enhanced system reliability. This can easily be implemented with a single external resistor between Pins 7 and 3 of the AD596/AD597. Each 200nA of current injected into Pin 3 when the output switches will cause about 1°C of hysteresis; that is: $R_{HYST}\left(\Omega\right) = \frac{V_{OUT}}{200nA} \times \frac{1}{\circ C_{HYST}}$.

In the set-point configuration, the AD596/AD597 output is saturated at all times, so the alarm transistor will be ON regardless of whether there is an open circuit or not. However, -ALM must be tied to a voltage below $(+V_S-4V)$ for proper operation of the rest of the circuit.

STAND-ALONE TEMPERATURE TRANSDUCER The AD596/AD597 may be configured as a stand-alone Celsium

The AD596/AD597 may be configured as a stand-alone Celsius thermometer as shown in Figure 3.




Figure 3. Stand-Alone Temperature Transducer Temperature Proportional Output Connection

Simply omit the thermocouple and connect the inputs (Pins 1 and 2) to common. The output will now reflect the compensation voltage and hence will indicate the AD596/AD597 temperature. In this three terminal, voltage output, temperature sensing mode, the AD596/AD597 will operate over the full extended -55°C to + 125°C temperature range. The output scaling will be

9.6mV per °C with the AD596 and 10.1mV per °C with the AD597. Additionally there will be a 42mV offset with the AD596 causing it to read slightly high when used in this mode.

THERMOCOUPLE CONNECTIONS

The connection of the thermocouple wire and the normal wire or printed circuit board traces going to the AD596/AD597 forms an effective reference junction as shown in Figure 4. This junction must be kept at the same temperature as the AD596/AD597 for the internal cold junction compensation to work properly. Unless the AD596/AD597 is in a thermally stable enclosure, the thermocouple leads should be brought in directly to Pins 1 and 2.




Figure 4. PCB Connections

To ensure secure bonding, the thermocouple wire should be cleaned to remove oxidization prior to soldering. Noncorrosive resin flux is effective with iron, constantan, chromel, and alumel, and the following solders: 95% tin-5% silver, or 90% tin-10% lead

SINGLE AND DUAL SUPPLY CONNECTIONS

In the single supply configuration as used in the set-point controller of Figure 2, any convenient voltage from +5V to +36V may be used, with self-heating errors being minimized at lower supply levels. In this configuration, the $-V_S$ connection at Pin 5 is tied to ground. Temperatures below zero can be accommodated in the single supply set-point mode, but not in the single supply temperature measuring mode (Figure 1 reconnected for single supply). Temperatures below zero can only be indicated by a negative output voltage, which is impossible in the single supply mode.

Common-mode voltages on the thermocouple inputs must remain below the positive supply, and not more than 0.15V more negative than the minus supply. In addition, a return path for the input bias currents must be provided. If the thermocouple is not remotely grounded, then the dotted line connections in Figures 1 and 2 are mandatory.

STABILITY OVER TEMPERATURE

The AD596/AD597 is specified for a maximum error of $\pm 4^{\circ}$ C at an ambient temperature of 60°C and a measuring junction temperature at 175°C. The ambient temperature stability is specified to be a maximum of 0.05°C°C. In other words, for every degree change in the ambient temperature, the output will change no more than 0.05 degrees. So, at 25°C the maximum deviation from the temperature-voltage characteristic of Table I is $\pm 5.75^{\circ}$ C, and at 100°C it is $\pm 6^{\circ}$ C maximum (see Figure 5). If the offset error of $\pm 4^{\circ}$ C is removed with a single offset ad-

justment, these errors will be be reduced to $\pm 1.75^{\circ}$ C and $\pm 2^{\circ}$ C max. The optional trim circuit shown in Figure 1 demonstrates how the ambient offset error can be adjusted to zero.




Figure 5. Drift Error vs. Temperature

THERMAL ENVIRONMENTAL EFFECTS

The inherent low power dissipation of the AD596/AD597 keeps self-heating errors to a minimum. However, device output is capable of delivering ±5mA to an external load and the alarm circuitry can supply up to 20mA. Since the typical junction to ambient thermal resistance in free air is 150°C/W, significant temperature difference between the package pins (where the reference junction is located) and the chip (where the cold junction temperature is measured and then compensated) can exist when the device is operated in a high dissipation mode. These temperature differences will result in a direct error at the output. In the temperature proportional mode, the alarm feature will only activate in the event of an open thermocouple or system transient which causes the device output to saturate. Self-Heating errors will not effect the operation of the alarm but two cases do need to be considered. First, after a fault is corrected and the alarm is reset, the AD596/AD597 must be allowed to cool before readings can again be accurate. This can take 5 minutes or more depending upon the thermal environment seen by the device. Second, the junction temperature of the part should not be allowed to exceed 150°C. If the alarm circuit of the AD596/AD597 is made to source or sink 20mA with 30V across it, the junction temperature will be 90°C above ambient causing the die temperature to exceed 150°C when ambient is above 60°C. In this case, either the load must be reduced, or a heat sink used to lower the thermal resistance.

TEMPERATURE READOUT AND CONTROL

Figure 6 shows a complete temperature indication and control system based on the AD596/AD597. Here the AD596/AD597 is being used as a closed-loop thermocouple signal conditioner and an external op-amp is used to implement set point. This has two important advantages. It provides a high level (10mV/°C) output for the A/D panel meter and also preserves the alarm function for open thermocouples.


The A/D panel meter can easily be offset and scaled as shown to read directly in degrees Fahrenheit. If a two temperature calibration scheme is used, the dominant residual errors will arise from two sources; the ambient temperature rejection (typically \pm 2°C over a 25°C to 100°C range) and thermocouple nonlinearity typical + 1°C from 80°C to 550°C for type J and + 1°C from -20°C to 350°C for type K.

An external voltage reference is used both to increase the stability of the A/D converter and supply a stable reference for the set-point voltage.

AD596/AD597

A traditional requirement for the design of set-point control thermocouple systems has been to configure the system such that the appropriate action is taken in the event of an open thermocouple. The open thermocouple alarm pin with its flexible current-limited output format supports this function when the part operates in the temperature proportional mode. In addition, if the thermocouple is not remotely grounded, it is possible to program the device for either a positive or negative full scale output in the event of an open thermocouple. This is done by connecting the bias return resistor directly to Pin 1 if a high

output voltage is desired to indicate a fault condition. Alternately, if the bias return is provided on the thermocouple lead connected to Pin 2, an open circuit will result in an output low reading. Figure 6 shows the ground return connected to Pin 1 so that if the thermocouple fails, the heater will remain off. At the same time, the alarm circuit lights the LED signalling the need to service the thermocouple. Grounding Pin 2 would lead to low output voltage saturation, and in this circuit would result in a potentially dangerous thermal runaway under fault conditions.



of share at Text Associated Figure 6. Temperature Measurement and Control

AD598

FEATURES

Single Chip Solution, Contains Internal Oscillator and **Voltage Reference** No Adjustments Required Insensitive to Transducer Null Voltage Insensitive to Primary to Secondary Phase Shifts **DC Output Proportional to Position** 20 Hz to 20 kHz Frequency Range Single or Dual Supply Operation **Unipolar or Bipolar Output** Will Operate a Remote LVDT at Up to 300 Feet Position Output Can Drive Up to 1000 Feet of Cable Will Also Interface to an RVDT **Outstanding Performance** Linearity: 0.05% of FS max Output Voltage: ±11 V min Gain Drift: 50 ppm/°C of FS max

PRODUCT DESCRIPTION

Offset Drift: 50 ppm/°C of FS max

The AD598 is a complete, monolithic Linear Variable Differential Transformer (LVDT) signal conditioning subsystem. It is used in conjunction with LVDTs to convert transducer mechanical position to a unipolar or bipolar dc voltage with a high degree of accuracy and repeatability. All circuit functions are included on the chip. With the addition of a few external passive components to set frequency and gain, the AD598 converts the raw LVDT secondary output to a scaled dc signal. The device can also be used with RVDT transducers.

The AD598 contains a low distortion sine wave oscillator to drive the LVDT primary. The LVDT secondary output consists of two sine waves that drive the AD598 directly. The AD598 operates upon the two signals, dividing their difference by their sum, producing a scaled unipolar or bipolar dc output.

The AD598 uses a unique ratiometric architecture (patent pending) to eliminate several of the disadvantages associated with traditional approaches to LVDT interfacing. The benefits of this new circuit are: no adjustments are necessary, transformer null voltage and primary to secondary phase shift does not affect system accuracy, temperature stability is improved, and transducer interchangeinterchangeabilityability is improved.


The AD598 is available in two performance grades:

Grade Temperature Range Package

AD598JR 0 to +70°C 20-Pin Small Outline (SOIC)
AD598AD -40°C to +85°C 20-Pin Ceramic DIP

It is also available processed to MIL-STD-883B, for the military range of -55° C to $+125^{\circ}$ C.

FUNCTIONAL BLOCK DIAGRAM



PRODUCT HIGHLIGHTS

- The AD598 offers a monolithic solution to LVDT and RVDT signal conditioning problems; few extra passive components are required to complete the conversion from mechanical position to dc voltage and no adjustments are required.
- The AD598 can be used with many different types of LVDTs because the circuit accommodates a wide range of input and output voltages and frequencies; the AD598 can drive an LVDT primary with up to 24 V rms and accept secondary input levels as low as 100 mV rms.
- 3. The 20 Hz to 20 kHz LVDT excitation frequency is determined by a single external capacitor. The AD598 input signal need not be synchronous with the LVDT primary drive. This means that an external primary excitation, such as the 400 Hz power mains in aircraft, can be used.
- 4. The AD598 uses a ratiometric decoding scheme such that primary to secondary phase shifts and transducer null voltage have absolutely no effect on overall circuit performance.
- Multiple LVDTs can be driven by a single AD598, either in series or parallel as long as power dissipation limits are not exceeded. The excitation output is thermally protected.
- 6. The AD598 may be used in telemetry applications or in hostile environments where the interface electronics may be remote from the LVDT. The AD598 can drive an LVDT at the end of 300 feet of cable, since the circuit is not affected by phase shifts or absolute signal magnitudes. The position output can drive as much as 1000 feet of cable.
- The AD598 may be used as a loop integrator in the design of simple electromechanical servo loops.

10

AD598 — SPECIFICATIONS (typical @ $+25^{\circ}$ C and ± 15 V dc, C1 = 0.015 μ F, R2 = 80 k Ω , R_L = 2 k Ω , unless otherwise noted. See Figure 7.)

Model	Min	AD598 Typ	Max	- ADD-	AD598 Typ	BA Max	Unit
TRANSFER FUNCTION ¹	V_{O}	UT =	$\frac{V_A - V_B}{V_A + V_B}$	× 500	μA ×	R2	V
OVERALL ERROR ²	The State of	T. Const.	are at the second		Chine to Cartonia		CONTRACTOR AND ADDRESS OF THE STATE OF THE S
T _{min} to T _{max}		0.6	2.35		0.6	1.65	% of FS
SIGNAL OUTPUT CHARACTERISTICS	bra	saidi	Hacil Isro	stel nak	Conti	Schelen	Single Chip
Output Voltage Range (T _{min} to T _{max})	±11			±11		soference	i apstioV
Output Current (T to T	8				bosis	pafi street	No A old
Output Current (T _{min} to T _{max})	0	20		6	20	to Transd	mA
Short Circuit Current		20	.500	rabridae	20	Tannin'i os	mA
Nonlinearity ³ (T _{min} to T _{max})		75	±500	telstao 9	75	±500	ppm of FS
Gain Error ⁴		0.4	±1	egnafi	0.4	pott skild	% of FS
Gain Drift	181518	20	±100	nobe	20	±50	ppm/°C of F
Offset ⁵		0.3	±1		0.3	aluga o	% of FS
Offset Drift		7 296	±200	all sa Ti	7	±50	ppm/°C of F
Excitation Voltage Rejection ⁶	598	100		P of all	100	tions Care	ppm/dB
Power Supply Rejection ($\pm 12 \text{ V}$ to $\pm 18 \text{ V}$)				701		encloses to	Will Alexa to
PSRR Gain (T _{min} to T _{max})	300	100		400	100	entained a	ppm/V
PSRR Offset (T _{min} to T _{max})	100	15		200	15	to Africa	ppm/V
Common Mode Rejection (±3 V)				vol.	n 17 P 2	us resembles	M. decomber 19
CMRR Gain (T _{min} to T _{max})	100	25		200	25	mag 58 a	ppm/V
CMRR Offset (T _{min} to T _{max})	100	6		200	-	ii oc pani Hti 50 son	ppm/V
Output Ripple ⁷		4		8111-1971-1	4	nde on m	mV rms
EXCITATION OUTPUT CHARACTERISTICS (@ 2.5 kHz)					5.00	erren en oc	
a statute in automost to a room, sacratic foregreen and all filters represent contribute, at a filt a filt.	2.1		24	2.1		24	Manage Manage
Excitation Voltage Range			24				V rms
Excitation Voltage							cial Transforme
(R1 = Open) ⁸							Vrms
$(R1 = 12.7 \text{ k}\Omega)^8$ $(R1 = 487 \Omega)^8$ This years drive bear 3d as 3000 A 3dT . 3							V rms
$(RI = 487 \Omega)^{\circ}$ Excitation Voltage TC^{9}							V rms
Output Current	1000						ppm/°C
Output Current							mA rms
min to I max	12:0:			12 01		secondary	mA rms
Short Circuit Current		60		speciest,	60	used with	mA may solv
DC Offset Voltage (Differential, R1 = 12.7 k Ω) H 03 and 18				soir noil		und a priest	ton SPRITA AdT
T _{min} to T _{max} and T and the second a single style beginning	STREETW	30	±100	THY	30	±100	mV
Frequency ming TGVA and this autonomicanya on you have	20		20k	20		20k	Hz
Frequency TC, $(R1 = 12.7 \text{ k}\Omega)$	vinds	200		is contain	200	THE MESS OF	ppm/°C
Total Harmonic Distortion flavoris ni aniana newood sH 604	11,310	-50		torid or	-50	ngga tawa au	dB
SIGNAL INPUT CHARACTERISTICS & 2928 8000 A 9671 A		4,850	CO100 20 20	SHELVE DEF	ARIUNGIA	DE PLOTE NO DE	MILITERIACES ANTERS
Signal Voltage and has white sends we hoose of washing	0.1		3.5	0.1		3.5	V rms
Input Impedance invite ligrave go their on visualoeds avail	0.1	200	ges associa	armay bar	200	to largues of	kΩ
Input Bias Current (AIN and BIN)	बंधांत्र रेट	1	5	interfaci	1	I og zarioso	μA
	ilum	2	10	re neces	2	10	MATERIAL TRESPERSION SERVICES
Signal Reference Bias Current Excitation Frequency	0	ella n	20	a sound	ondary	20	μA
	U month	arunt l	20	tu is tent	Hickory	20	kHz
POWER SUPPLY REQUIREMENTS				goi al yr		lideognado	
Operating Range	13		36	13		36	V
Dual Supply Operation (±10 V Output)	±13			±13		ivadable in	The ADSSyls
onigic oupply operation						autoregano	Grade T
0 to +10 V Output	17.5			17.5		3°07+ of	O V SISSECTA
0 to -10 V Output	17.5			17.5		ter or Trop	V
Current (No Load at Signal and Excitation Outputs)		12	15			15	mA
The AD598 may be used as a loop integral of Time AD598 may be used as a loop integral of Time T	Anemi		16		M to b	18	mA
TEMPERATURE RANGE						FEXI+ OF	Free- In seam
JR (SOIC)	0		70				°C
AD (DIP)	U		70	-40		+85	°C
		4 2 2 2		-40		T 63	C
PACKAGE OPTION ¹⁰							
SOIC (R-20)	A	D598J	R				
Side Brazed DIP (D-20)					AD598.	CIA	

 $^{1}V_{A}$ and V_{B} represent the Mean Average Deviation (MAD) of the detected sine waves. Note that for this Transfer Function to linearly represent positive displacement, the sum of V_{A} and V_{B} of the LVDT must remain constant with stroke length. See "Theory of Operation." Also see Figures 7 and 12 for R2. 2 From T_{min} to T_{max} the overall error due to the AD598 alone is determined by combining gain error, gain drift and offset drift. For example, the worst case overall error for the AD598AD from T_{min} to T_{max} is calculated as follows: overall error = gain error at $+25^{\circ}$ C ($\pm 1\%$ full scale) + gain drift from -40° C to $+25^{\circ}$ C (50 ppm/°C of FS × $+65^{\circ}$ C) + offset drift from -40° C to $+25^{\circ}$ C (50 ppm/°C of FS × 65° C) = $\pm 1.65^{\circ}$ % of full scale. Note that 1000 ppm of full scale equals 0.1% of full scale. Full scale is defined as the voltage difference between the maximum positive and maximum negative output.

Nonlinearity of the AD598 only, in units of ppm of full scale. Nonlinearity is defined as the maximum measured deviation of the AD598 output voltage from a straight line. The straight line is determined by connecting the maximum produced full-scale negative voltage with the maximum produced full-scale positive voltage.

⁴See Transfer Function.

⁵This offset refers to the $(V_A - V_B)/(V_A + V_B)$ input.spanning a full-scale range of ± 1 . [For $(V_A - V_B)/(V_A + V_B)$ to equal ± 1 , V_B must equal zero volts; and correspondingly for $(V_A - V_B)/(V_A + V_B)$ to equal ± 1 , V_A must equal zero volts. Note that offset errors do not allow accurate use of zero magnitude inputs; practical inputs are limited to 100 mV rms.] The ± 1 span is a convenient reference point to define offset referred to input. For example, with this input span a value of R2 ± 0 k Ω would give V_{OUT} span a value of ± 10 volts. Caution, most LVDTs will typically exercise less of the $(V_A - V_B)/(V_A + V_B)$ input span and thus require a larger value of R2 to produce the ± 10 V output span. In this case the offset is correspondingly magnified when referred to the output voltage. For example, a Schaevitz E100 LVDT requires 80.2 kf0 for R2 to produce a ± 10.69 V output and $(V_A - V_B)/(V_A + V_B)$ equals 0.27. This ratio may be determined from the graph shown in Figure 18, $(V_A - V_B)/(V_A + V_B) = (1.71 \text{ V rms} - 0.99 \text{ V rms})$. The maximum offset value referred to the ± 10.69 V output may be determined by multiplying the maximum value shown in the data sheet ($\pm 1\%$ of FS by 1/0.27 which equals $\pm 3.7\%$ maximum. Similarly, to determine the maximum values of offset drift, offset CMRR and offset PSRR when referred to the ± 10.69 V output, these data sheet values should also be multiplied by (1/0.27). For this example, for the AD598AD the maximum values of offset drift, PSRR offset and CMRR offset would be: 185 ppm/°C of FS; 741 ppm/V and 741 ppm/V respectively when referred to the ± 10.69 V output.

⁶For example, if the excitation to the primary changes by 1 dB, the gain of the system will change by typically 100 ppm.

⁷Output ripple is a function of the AD598 bandwidth determined by C2, C3 and C4. See Figures 16 and 17.

⁸R1 is shown in Figures 7 and 12.

⁹Excitation voltage drift is not an important specification because of the ratiometric operation of the AD598.

¹⁰For outline information see Package Information section.

Specifications subject to change without notice.

Specifications shown in **boldface** are tested on all production units at final electrical test. Results from those tested are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in **boldface** are tested on all production units.

THERMAL CHARACTERISTICS

 θ_{JC}
 θ_{JA}

 SOIC Package
 22°C/W
 80°C/W

 Side Brazed Package
 25°C/W
 85°C/W

ABSOLUTE MAXIMUM RATINGS

The state of the s
Total Supply Voltage +V _S to -V _S
Storage Temperature Range
R Package
D Package
Operating Temperature Range
AD598JR 0 to +70°C
AD598AD40°C to +85°C
Lead Temperature Range (Soldering 60 Seconds) +300°C
Power Dissipation Up to +65°C 1.2 W
Derates Above +65°C 12 mW/°C

CONNECTION DIAGRAM

Plastic SOIC (R) Package and Side Brazed Ceramic DIP (D) Package

-V _S 1	0	20 +V _S
EXC 1 2		19 OFFSET 1
EXC 2 3		18 OFFSET 2
LEVEL 1 4		17 SIGNAL REFERENCE
LEVEL 2 5	AD598	16 SIGNAL OUTPUT
FREQ 1 6	(Not to Scale)	15 FEEDBACK
FREQ 2 7		14 OUTPUT FILTER
B1 FILTER 8		13 A1 FILTER
B2 FILTER 9		12 A2 FILTER
V _B 10		11 V _A

10




Figure 1. Gain and Offset PSRR vs. Temperature




Figure 2. Typical Gain Drift vs. Temperature




Figure 3. Gain and Offset CMRR vs. Temperature




Figure 4. Typical Offset Drift vs. Temperature

THEORY OF OPERATION

A block diagram of the AD598 along with an LVDT (Linear Variable Differential Transformer) connected to its input is shown in Figure 5. The LVDT is an electromechanical transducer whose input is the mechanical displacement of a core and whose output is a pair of ac voltages proportional to core position. The transducer consists of a primary winding energized by an external sine wave reference source, two secondary windings connected in series, and the moveable core to couple flux between the primary and secondary windings.




Figure 5. AD598 Functional Block Diagram

The AD598 energizes the LVDT primary, senses the LVDT secondary output voltages and produces a dc output voltage proportional to core position. The AD598 consists of a sine wave oscillator and power amplifier to drive the primary, a decoder which determines the ratio of the difference between the LVDT secondary voltages divided by their sum, a filter and an output amplifier.

The oscillator comprises a multivibrator which produces a triwave output. The triwave drives a sine shaper, which produces a low distortion sine wave whose frequency is determined by a single capacitor. Output frequency can range from 20 Hz to 20 kHz and amplitude from 2 V rms to 24 V rms. Total harmonic distortion is typically -50 dB.

The output from the LVDT secondaries consists of a pair of sine waves whose amplitude difference, (V_A-V_B) , is proportional to core position. Previous LVDT conditioners synchronously

detect this amplitude difference and convert its absolute value to a voltage proportional to position. This technique uses the primary excitation voltage as a phase reference to determine the polarity of the output voltage. There are a number of problems associated with this technique such as (1) producing a constant amplitude, constant frequency excitation signal, (2) compensating for LVDT primary to secondary phase shifts, and (3) compensating for these shifts as a function of temperature and frequency.

The AD598 eliminates all of these problems. The AD598 does not require a constant amplitude because it works on the ratio of the difference and sum of the LVDT output signals. A constant frequency signal is not necessary because the inputs are rectified and only the sine wave carrier magnitude is processed. There is no sensitivity to phase shift between the primary excitation and the LVDT outputs because synchronous detection is not employed. The ratiometric principle upon which the AD598 operates requires that the sum of the LVDT secondary voltages remains constant with LVDT stroke length. Although LVDT manufacturers generally do not specify the relationship between $V_A + V_B$ and stroke length, it is recognized that some LVDTs do not meet this requirement. In these cases a nonlinearity will result. However, the majority of available LVDTs do in fact meet these requirements.

The AD598 utilizes a special decoder circuit. Referring to the block diagram and Figure 6 below, an implicit analog computing loop is employed. After rectification, the A and B signals are multiplied by complementary duty cycle signals, d and (1–d) respectively. The difference of these processed signals is integrated and sampled by a comparator. It is the output of this comparator that defines the original duty cycle, d, which is fed back to the multipliers.

As shown in Figure 6, the input to the integrator is [(A+B)d]-B. Since the integrator input is forced to 0, the duty cycle d=B/(A+B).

The output comparator which produces d = B/(A+B) also controls an output amplifier driven by a reference current. Duty cycle signals d and (l-d) perform separate modulations on the reference current as shown in Figure 6, which are summed. The summed current, which is the output current, is $I_{REE} \times (l-2d)$.




Figure 6. Block Diagram of Decoder

AD598

Since d=B/(A+B), by substitution the output current equals $I_{REF} \times (A-B)/(A+B)$. This output current is then filtered and converted to a voltage since it is forced to flow through the scaling resistor R2 such that:

$$V_{OUT} = I_{REF} \times (A-B)/(A+B) \times R2$$

CONNECTING THE AD598

The AD598 can easily be connected for dual or single supply operation as shown in Figures 7 and 12. The following general design procedures demonstrate how external component values are selected and can be used for any LVDT which meets AD598 input/output criteria.

Parameters which are set with external passive components include: excitation frequency and amplitude, AD598 system bandwidth, and the scale factor (V/inch). Additionally, there are optional features, offset null adjustment, filtering, and signal integration which can be used by adding external components.

DESIGN PROCEDURE DUAL SUPPLY OPERATION

Figure 7 shows the connection method with dual ± 15 volt power supplies and a Schaevitz E100 LVDT. This design procedure can be used to select component values for other LVDTs as well. The procedure is outlined in Steps 1 through 10 as follows:

- Determine the mechanical bandwidth required for LVDT position measurement subsystem, f_{SUBSYSTEM}. For this example, assume f_{SUBSYSTEM} = 250 Hz.
- Select minimum LVDT excitation frequency, approximately 10 × f_{SUBSYSTEM}. Therefore, let excitation frequency = 2.5 kHz.
- Select a suitable LVDT that will operate with an excitation frequency of 2.5 kHz. The Schaevitz E100, for instance, will operate over a range of 50 Hz to 10 kHz and is an eligible candidate for this example.

- 4. Determine the sum of LVDT secondary voltages V_A and V_B . Energize the LVDT at its typical drive level V_{PR1} as shown in the manufacturer's data sheet (3 V rms for the E100). Set the core displacement to its center position where $V_A = V_B$. Measure these values and compute their sum $V_A + V_B$. For the E100, $V_A + V_B = 2.70$ V rms. This calculation will be used later in determining AD598 output voltage.
- Determine optimum LVDT excitation voltage, V_{EXC}. With the LVDT energized at its typical drive level V_{PRI}, set the core displacement to its mechanical full-scale position and measure the output V_{SEC} of whichever secondary produces the largest signal. Compute LVDT voltage transformation ratio, VTR.

$$VTR = V_{PRI}/V_{SEC}$$

For the E100, $V_{SEC} = 1.71 \text{ V rms for } V_{PRI} = 3 \text{ V rms.}$ VTR = 1.75

The AD598 signal input, $V_{\rm SEC}$, should be in the range of 1 V rms to 3.5 V rms for maximum AD598 linearity and minimum noise susceptibility. Select $V_{\rm SEC}=3$ V rms. Therefore, LVDT excitation voltage $V_{\rm EXC}$ should be:

$$V_{EXC} = V_{SEC} \times VTR = 3 \times 1.75 = 5.25 Vrms$$

Check the power supply voltages by verifying that the peak values of V_A and V_B are at least 2.5 volts less than the voltages at $+V_S$ and $-V_S$.

- 6. Referring to Figure 7, for $V_S = \pm 15$ V, select the value of the amplitude determining component R1 as shown by the curve in Figure 8.
- 7. Select excitation frequency determining component C1.

$$C1 = 35 \mu F Hz/f_{EXCITATION}$$

8. C2, C3 and C4 are a function of the desired bandwidth of the AD598 position measurement subsystem. They should be nominally equal values.




Figure 7. Interconnection Diagram for Dual Supply Operation




Figure 8. Excitation Voltage V_{EXC} vs. R1

$$C2 = C3 = C4 = 10^{-4} Farad Hz/f_{SUBSYSTEM} (Hz)$$

If the desired system bandwidth is 250 Hz, then

$$C2 = C3 = C4 = 10^{-4} Farad Hz/250 Hz = 0.4 \mu F$$

See Figures 13, 14 and 15 for more information about AD598 bandwidth and phase characterization.

- In order to Compute R2, which sets the AD598 gain or fullscale output range, several pieces of information are needed:
 - a. LVDT sensitivity, S
 - b. Full-scale core displacement, d
 - c. Ratio of manufacturer recommended primary drive level, $V_{\rm PRI}$, to $(V_{\rm A}+V_{\rm B})$ computed in Step 4.

LVDT sensitivity is listed in the LVDT manufacturer's catalog and has units of millivolts output per volts input per inch displacement. The E100 has a sensitivity of 2.4 mV/V/mil. In the event that LVDT sensitivity is not given by the manufacturer, it can be computed. See section on Determining LVDT Sensitivity.

For a full-scale displacement of d inches, voltage out of the AD598 is computed as

$$V_{OUT} = S \times \left[\frac{V_{PRI}}{(V_A + V_B)} \right] \times 500 \mu A \times R2 \times d.$$

 $V_{\rm OUT}$ is measured with respect to the signal reference, Pin 17 shown in Figure 7.

Solving for R2,

$$R2 = \frac{V_{OUT} \times (V_A + V_B)}{S \times V_{PRI} \times 500 \ \mu A \times d}$$
 (1)

Note that $V_{\rm PRI}$ is the same signal level used in Step 4 to determine $(V_{\rm A}~+~V_{\rm B})$

For $V_{OUT} = 20 \text{ V}$ full-scale range ($\pm 10 \text{ V}$) and d = 0.2 inch full-scale displacement (± 0.1 inch),

$$R2 = \frac{20 \ V \times 2.70 \ V}{2.4 \times 3 \times 500 \ \mu A \times 0.2} = 75.3 \ k\Omega$$

V_{OUT} as a function of displacement for the above example is shown in Figure 9.




Figure 9. V_{OUT} (±10 V Full Scale) vs. Core Displacement (±0.1 Inch)

 Selections of R3 and R4 permit a positive or negative output voltage offset adjustment.

$$V_{OS} = 1.2 \ V \times R2 \times \left(\frac{1}{R3 + 5 \ k\Omega^*} - \frac{1}{R4 + 5 \ k\Omega^*}\right) (2)$$

*These values have a ±20% tolerance.

For no offset adjustment R3 and R4 should be open circuit.

To design a circuit producing a 0 to +10 V output for a displacement of ± 0.1 inch, set $V_{\rm OUT}$ to +10 V, d=0.2 inch and solve Equation (1) for R2.

$$R2 = 37.6 k\Omega$$

This will produce a response shown in Figure 10.




Figure 10. V_{OUT} (±5 V Full Scale) vs. Core Displacement (±0.1 Inch)

In Equation (2) set $V_{OS} = 5$ V and solve for R3 and R4. Since a positive offset is desired, let R4 be open circuit.

Rearranging Equation (2) and solving for R3

$$R3 = \frac{1.2 \times R2}{V_{OS}} - 5 \ k\Omega = 4.02 \ k\Omega$$

Figure 11 shows the desired response.




Figure 11. V_{OUT} (0–10 V Full Scale) vs. Displacement (±0.1 Inch)




Figure 12. Interconnection Diagram for Single Supply Operation

DESIGN PROCEDURE SINGLE SUPPLY OPERATION

Figure 12 shows the single supply connection method.

For single supply operation, repeat Steps 1 through 10 of the design procedure for dual supply operation, then complete the additional Steps 11 through 14 below. R5, R6 and C5 are additional component values to be determined. V_{OUT} is measured with respect to SIGNAL REFERENCE.

 Compute a maximum value of R5 and R6 based upon the relationship

$$R5 + R6 \le V_{PS}/100 \mu A$$

12. The voltage drop across R5 must be greater than

$$2 + 10 \ k\Omega^* \left(\frac{1.2 \ V}{R4 + 5 \ k\Omega} + 250 \ \mu A + \frac{V_{OUT}}{4 \times R2} \right) Volts$$

Therefore and \$4 and the state of the open and the Therefore and the state of the s

$$R5 \geq \frac{2 + 10 \ k\Omega^{\star} \left(\frac{1.2 \ V}{R4 + 5 \ k\Omega} + 250 \ \mu A + \frac{V_{OUT}}{4 \times R2}\right)}{100 \ \mu A} \ Ohm.$$

*These values have ±20% tolerance.

Based upon the constraints of R5 + R6 (Step 11) and R5 (Step 12), select an interim value of R6.

13. Load current through $R_{\rm L}$ returns to the junction of R5 and R6, and flows back to $V_{\rm PS}$. Under maximum load conditions, make sure the voltage drop across R5 is met as defined in Step 12.

As a final check on the power supply voltages, verify that the peak values of V_A and V_B are at least 2.5 volts less than the voltages at $\pm V_S$ and $-V_S$.

14. C5 is a bypass capacitor in the range of 0.1 μ F to 1 μ F.

Gain Phase Characteristics

To use an LVDT in a closed loop mechanical servo application, it is necessary to know the dynamic characteristics of the trans-

ducer and interface elements. The transducer itself is very quick to respond once the core is moved. The dynamics arise primarily from the interface electronics. Figures 13, 14 and 15 show the frequency response of the AD598 LVDT Signal Conditioner. Note that Figures 14 and 15 are basically the same; the difference is frequency range covered. Figure 14 shows a wider range of mechanical input frequencies at the expense of accuracy. Figure 15 shows a more limited frequency range with




Figure 13. Gain and Phase Characteristics vs. Frequency (0–10 kHz)

10

enhanced accuracy. The figures are transfer functions with the input to be considered as a sinusoidally varying mechanical position and the output as the voltage from the AD598; the units of the transfer function are volts per inch. The value of C2, C3 and




Figure 14. Gain and Phase Characteristics vs. Frequency (0–50 kHz)




Figure 15. Gain and Phase Characteristics vs. Frequency

C4, from Figure 7, are all equal and designated as a parameter in the figures. The response is approximately that of two real poles. However, there is appreciable excess phase at higher frequencies. An additional pole of filtering can be introduced with a shunt capacitor across R2, (see Figure 7); this will also increase phase lag.

When selecting values of C2, C3 and C4 to set the bandwidth of the system, a trade-off is involved. There is ripple on the "dc" position output voltage, and the magnitude is determined by the filter capacitors. Generally, smaller capacitors will give higher system bandwidth and larger ripple. Figures 16 and 17 show the magnitude of ripple as a function of C2, C3 and C4, again all equal in value. Note also a shunt capacitor across R2 shown as a parameter (see Figure 7). The value of R2 used was 81 k Ω with a Schaevitz E100 LVDT.




Figure 16. Output Voltage Ripple vs. Filter Capacitance




Figure 17. Output Voltage Ripple vs. Filter Capacitance




Figure 18. LVDT Secondary Voltage vs. Core Displacement

Determining LVDT Sensitivity made a oals stold surface of tampe

LVDT sensitivity can be determined by measuring the LVDT secondary voltages as a function of primary drive and core position, and performing a simple computation.

Energize the LVDT at its recommended primary drive level, V_{PRI} (3 V rms for the E100). Set the core to midpoint where $V_A = V_B$. Set the core displacement to its mechanical full-scale position and measure secondary voltages V_A and V_B .

$$Sensitivity = \frac{V_A (at Full Scale) - V_B (at Full Scale)}{V_{PRI} \times d}$$

From Figure 18,

Sensitivity =
$$\frac{1.71 - 0.99}{3 \times 100 \text{ mils}}$$
 = 2.4 mV/V/mil

Thermal Shutdown and Loading Considerations.

The AD598 is protected by a thermal overload circuit. If the die temperature reaches 165°C, the sine wave excitation amplitude gradually reduces, thereby lowering the internal power dissipation and temperature.

Due to the ratiometric operation of the decoder circuit, only small errors result from the reduction of the excitation amplitude. Under these conditions the signal-processing section of the AD598 continues to meet its output specifications.

The thermal load depends upon the voltage and current delivered to the load as well as the power supply potentials. An LVDT Primary will present an inductive load to the sine wave excitation. The phase angle between the excitation voltage and current must also be considered, further complicating thermal calculations.

APPLICATIONS

PROVING RING-WEIGH SCALE

Figure 20 shows an elastic member (steel proving ring) combined with an LVDT to provide a means of measuring very small loads. Figure 19 shows the electrical circuit details.

The advantage of using a Proving Ring in combination with an LVDT is that no friction is involved between the core and the coils of the LVDT. This means that weights can be measured without confusion from frictional forces. This is especially important for very low full-scale weight applications.

Although it is recognized that this type of measurement system may best be applied to weigh very small weights, this circuit was designed to give a full-scale output of 10 V for a 500 lb weight, using a Morehouse Instruments model 5BT Proving Ring. The LVDT is a Schaevitz type HR050 (±50 mil full scale). Although this LVDT provides \pm 50 mil full scale, the value of R2 was calculated for d = ±30 mil and $V_{\rm OUT}$ equal to 10 V as in Step 9 of the design procedures.

The 1 μ F capacitor provides extra filtering, which reduces noise induced by mechanical vibrations. The other circuit values were calculated in the usual manner using the design procedures.

This weigh-scale can be designed to measure tare weight simply by putting in an offset voltage by selecting either R3 or R4 (as shown in Figures 7 and 12). Tare weight is the weight of a container that is deducted from the gross weight to obtain the net weight.

The value of R3 or R4 can be calculated using one of two separate methods. First, a potentiometer may be connected between Pins 18 and 19 of the AD598, with the wiper connected to $-V_{\rm SUPPLY}.$ This gives a small offset of either polarity; and the value can be calculated using Step 10 of the design procedures. For a large offset in one direction, replace either R3 or R4 with a potentiometer with its wiper connected to $-V_{\rm SUPPLY}.$




Figure 19. Proving Ring-Weigh Scale Circuit




Figure 20. Proving Ring-Weigh Scale Cross Section

The resolution of this weigh-scale was checked by placing a 100 gram weight on the scale and observing the AD598 output signal deflection on an oscilloscope. The deflection was 4.8 mV.

The smallest signal deflection which could be measured on the oscilloscope was 450 μ V which corresponds to a 10 gram weight. This 450 μ V signal corresponds to an LVDT displacement of 1.32 microinches which is equivalent to one tenth of the wave length of blue light.

The Proving Ring used in this circuit has a temperature coefficient of 250 ppm/°C due to Young's Modulus of steel. By putting a resistor with a temperature coefficient in place of R2 it is possible to temperature compensate the weigh-scale. Since the steel of the Proving Ring gets softer at higher temperatures, the deflection for a given force is larger, so a resistor with a negative temperature coefficient is required.

SYNCHRONOUS OPERATION OF MULTIPLE LVDTS

In many applications, such as multiple gaging measurement, a large number of LVDTs are used in close physical proximity. If these LVDTs are operated at similar carrier frequencies, stray magnetic coupling could cause beat notes to be generated. The resulting beat notes would interfere with the accuracy of measurements made under these conditions. To avoid this situation all the LVDTs are operated synchronously.

The circuit shown in Figure 21 has one master oscillator and any number of slaves. The master AD598 oscillator has its frequency and amplitude programmed in the usual manner via R1 and C2 using Steps 6 and 7 in the design procedures. The slave AD598s all have Pins 6 and 7 connected together to disable their internal oscillators. Pins 4 and 5 of each slave are connected to Pins 2 and 3 of the master via 15 k Ω resistors, thus setting the amplitudes of the slaves equal to the amplitude of the master. If a different amplitude is required the 15 k Ω resistor values should be changed. Note that the amplitude scales linearly with the resistor value. The 15 k Ω value was selected because it matches the nominal value of resistors internal to the circuit. Tolerances of 20% between the slave amplitudes arise due to differing internal resistors values, but this does not affect the operation of the circuit.

Note that each LVDT primary is driven from its own power amplifier and thus the thermal load is shared between the AD598s. There is virtually no limit on the number of slaves in this circuit, since each slave presents a 30 k Ω load to the master AD598 power amplifier. For a very large number of slaves (say 100 or more) one may need to consider the maximum output current drawn from the master AD598 power amplifier.




Figure 21. Multiple LVDTs - Synchronous Operation

10

AD598

HIGH RESOLUTION POSITION-TO-FREQUENCY CIRCUIT

In the circuit shown in Figure 22, the AD598 is combined with an AD652 voltage-to-frequency (V/F) converter to produce an effective, simple data converter which can make high resolution measurements.

This circuit transfers the signal from the LVDT to the V/F converter in the form of a current, thus eliminating the errors normally caused by the offset voltage of the V/F converter. The V/F converter offset voltage is normally the largest source of error in such circuits. The analog input signal to the AD652 is converted to digital frequency output pulses which can be counted by simple digital means.

This circuit is particularly useful if there is a large degree of mechanical vibration (hum) on the position to be measured.

The hum may be completely rejected by counting the digital frequency pulses over a gate time (fixed period) equal to a multiple of the hum period. For the effects of the hum to be completely rejected, the hum must be a periodic signal.

The V/F converter is currently set up for unipolar operation. The AD652 data sheet explains how to set up for bipolar operation. Note that when the LVDT core is centered, the output frequency is zero. When the LVDT core is positioned off center, and to one side, the frequency increases to a full-scale value. To introduce bipolar operation to this circuit, an offset must be introduced at the LVDT as shown in Step 10 of the design procedures.




Figure 23. Low Cost Set-Point Controller

LOW COST SET-POINT CONTROLLER

A low cost set-point controller can be implemented with the circuit shown in Figure 23. Such a circuit could possibly be used in automobile fuel control systems. The potentiometer, P1, is attached to the gas pedal, and the LVDT is attached to the butterfly valve of the fuel injection system or carburetor. The position of the butterfly valve is electronically controlled by the position of the gas pedal, without mechanical linkage.

This circuit is a simple two IC closed loop servo-controller. It is simple because the LVDT circuit is functioning as the loop integrator. By putting a capacitor in the feedback path (normally occupied by R2), the output signal from the AD598 corresponds to the time integral of the position being measured by the LVDT. The LVDT position signal is summed with the offset signal introduced by the potentiometer, P1. Since this sum is integrated, it must be forced to zero. Thus the LVDT position is forced to follow the value of the input potentiometer, P1. The output signal from the AD598 drives the LM675 power amplifier, which in turn drives the solenoid.

This circuit has dual advantages of being both low cost and high accuracy. The high accuracy results from avoiding the offset errors normally associated with converting the LVDT signal to a voltage and then subsequently integrating that voltage.

MECHANICAL FOLLOWER SERVO-LOOP

Figure 24 shows how two Schaevitz E100 LVDTs may be combined with two AD598s in a mechanical follower servo-loop configuration. One of the LVDTs provides the mechanical input position signal, while the other LVDT mimics the motion.

The signal from the input position circuit is fed to the output as a current so that voltage offset errors are avoided. This current signal is summed with the signal from the output position LVDT; this summed signal is integrated such that the output position is now equal to the input position. This circuit is an efficient means of implementing a mechanical servo-loop since only three ICs are required.

This circuit is similar to the previous circuit (Figure 23) with one exception: the previous circuit uses a potentiometer instead of an LVDT to provide the input position signal. Replacing the potentiometer with an LVDT offers two advantages. First, the increased reliability and robustness of the LVDT can be exploited in applications where the position input sensor is located in a hostile environment. Second, the mechanical motions of the input and output LVDTs are guaranteed to be identical to within the matching of their individual scale factors. These particular advantages make this circuit ideal for application as a hydraulic actuator controller.




Figure 24. Mechanical Follower Servo-Loop

AD598


DIFFERENTIAL GAGING

LVDTs are commonly used in gaging systems. Two LVDTs can be used to measure the thickness or taper of an object. To measure thickness, the LVDTs are placed on either side of the object to be measured. The LVDTs are positioned such that there is a known maximum distance between them in the fully retracted position.

This circuit is both simple and inexpensive. It has the advantage that two LVDTs may be driven from one AD598, but the disadvantage is that the scale factor of each LVDT may not match exactly. This causes the workpiece thickness measurement to vary depending upon its absolute position in the differential gage head.

This circuit was designed to produce a ±10 V signal output swing, composed of the sum of the two independent $\pm 5~V$ swings from each LVDT. The output voltage swing is set with an 80.9 k Ω resistor. The output voltage Vout for this circuit is

$$V_{OUT} = \left[\frac{(V_A - V_B)}{(V_A + V_B)} + \frac{(V_C - V_D)}{(V_C + V_D)} \right] \times 500 \ \mu A \times R2.$$



PRECISION DIFFERENTIAL GAGING

The circuit shown in Figure 26 is functionally similar to the differential gaging circuit shown in Figure 25. In contrast to Figure 25, it provides a means of independently adjusting the scale factor of each LVDT so that both scale factors may be matched.

The two LVDTs are driven in a master-slave arrangement where the output signal from the slave LVDT is summed with the output signal from the master LVDT. The scale factor of the slave LVDT only is adjusted with R1 and R2. The summed scale factor of the master LVDT and the slave LVDT is adjusted with R3.

R1 and R2 are chosen to be 80.9 k Ω resistors to give a $\pm 10~V$ full-scale output signal for a single Schaevitz E100 LVDT. R3 is chosen to be 40.2 k Ω to give a $\pm 10~V$ output signal when the two E100 LVDT output signals are summed. The output voltage for this circuit is given by:

$$V_{OUT} = \left[\frac{(V_A - V_B)}{(V_A + V_B)} + \frac{(V_C - V_D)}{(V_C + V_D)} \times \frac{R2}{R1} \right] \times 500 \ \mu A \times R3.$$




Figure 26. Precision Differential Gaging

10

AD598

OPERATION WITH A HALF-BRIDGE TRANSDUCER Although the AD598 is not intended for use with a half-bridge type transducer, it may be made to function with degraded performance.

A half-bridge type transducer is a popular transducer. It works in a similar manner to the LVDT in that two coils are wound around a moveable core and the inductance of each coil is a function of core position.

In the circuit shown in Figure 27 the V_A and V_B input voltages are developed as two resistive-inductor dividers. If the inductors are equal (i.e., the core is centered), the V_A and V_B input voltages to the AD598 are equal and the output voltage $V_{\rm OUT}$ is zero. When the core is positioned off center, the inductors are unequal and an output voltage $V_{\rm OUT}$ is developed.

The linearity of this circuit is dependent upon the value of the resistors in the resistive-inductor dividers. The optimum value may be transducer dependent and therefore must be selected by trial and error. The 300 Ω resistors in this circuit optimize the

nonlinearity of the transfer function to within several tenths of 1%. This circuit uses a Sangamo AGH1 half-bridge transducer. The 1 μF capacitor blocks the dc offset of the excitation output signal. The 4 nF capacitor sets the transducer excitation frequency to 10 kHz as recommended by the manufacturer.

ALTERNATE HALF-BRIDGE TRANSDUCER CIRCUIT

This circuit suffers from similar accuracy problems to those mentioned in the previous circuit description. In this circuit the $V_{\rm A}$ input signal to the AD598 really and truly is a linear function of core position, and the input signal $V_{\rm B}$, is one half of the excitation voltage level. However, a nonlinearity is introduced by the A-B/A+B transfer function.

The 500 Ω resistors in this circuit are chosen to minimize errors caused by dc bias currents from the V_A and V_B inputs. Note that in the previous circuit these bias currents see very low resistance paths to ground through the coils.




Figure 28. Alternate Half-Bridge Circuit



Loop-Powered 4–20mA Sensor Transmitter

AD693

FEATURES

Instrumentation Amplifier Front End
Loop-Powered Operation
Precalibrated 30mV or 60mV Input Spans
Independently Adjustable Output Span and Zero
Precalibrated Output Spans: 4–20mA Unipolar
0–20mA Unipolar
12±8mA Bipolar

Precalibrated 100Ω RTD Interface
6.2V Reference with Up to 3.5mA of Current Available
Uncommitted Auxiliary Amp for Extra Flexibility
Optional External Pass Transistor to Reduce
Self-Heating Errors

PRODUCT DESCRIPTION

The AD693 is a monolithic signal conditioning circuit which accepts low-level inputs from a variety of transducers to control a standard 4–20mA, two-wire current loop. An on-chip voltage reference and auxiliary amplifier are provided for transducer excitation; up to 3.5mA of excitation current is available when the device is operated in the loop-powered mode. Alternatively, the device may be locally powered for three-wire applications when 0–20mA operation is desired.


Precalibrated 30mV and 60mV input spans may be set by simple pin strapping. Other spans from 1mV to 100mV may be realized with the addition of external resistors. The auxiliary amplifier may be used in combination with on-chip voltages to provide six precalibrated ranges for 100Ω RTDs. Output span and zero are also determined by pin strapping to obtain the standard ranges: $4{-}20mA,\ 12\pm8mA$ and $0{-}20mA$.

Active laser trimming of the AD693's thin-film resistors result in high levels of accuracy without the need for additional adjustments and calibration. Total unadjusted error is tested on every device to be less than 0.5% of full scale at +25°C, and less than 0.75% over the industrial temperature range. Residual nonlinearity is under 0.05%. The AD693 also allows for the use of an external pass transistor to further reduce errors caused by self-heating.

For transmission of low-level signals from RTDs, bridges and pressure transducers, the AD693 offers a cost-effective signal conditioning solution. It is recommended as a replacement for discrete designs in a variety of applications in process control, factory automation and system monitoring.

The AD693 is packaged in a 20-pin ceramic side-brazed DIP, 20-pin Cerdip, and 20-pin LCCC and is specified over the -40° C to $+85^{\circ}$ C industrial temperature range.

FUNCTIONAL BLOCK DIAGRAM



PRODUCT HIGHLIGHTS

- The AD693 is a complete monolithic low-level voltage-tocurrent loop signal conditioner.
- 2. Precalibrated output zero and span options include 4-20mA, 0-20mA, and $12\pm8mA$ in two- and three-wire configurations.
- Simple resistor programming adds a continuum of ranges to the basic 30mV and 60mV input spans.
- The common-mode range of the signal amplifier input extends from ground to near the device's operating voltage.
- Provision for transducer excitation includes a 6.2V reference output and an auxiliary amplifier which may be configured for voltage or current output and signal amplification.
- The circuit configuration permits simple linearization of bridge, RTD, and other transducer signals.
- A monitored output is provided to drive an external pass transistor. This feature off-loads power dissipation to extend the temperature range of operation, enhance reliability, and minimize self-heating errors.
- Laser-wafer trimming results in low unadjusted errors and affords precalibrated input and output spans.
- Zero and span are independently adjustable and noninteractive to accommodate transducers or user defined ranges.
- 10. Six precalibrated temperature ranges are available with a $100\Omega\ RTD$ via pin strapping.

$\textbf{AD693} \textbf{--SPECIFICATIONS} \overset{(@\ +25^{\circ}\text{C}\ and\ V_S\ =\ +24\text{V. Input Span}\ =\ 30\text{mV or 60mV, Output Span}\ =\ 4-20\text{mA}, \\ R_L\ =\ 250\Omega,\ V_{\text{CM}}\ =\ 3.1\text{V, with external pass transistor unless otherwise noted)}$

Model	Conditions	AD Min	693AD/AC Typ	Q/AE Max	Units
LOOP-POWERED OPERATION				THE STATE OF THE	
			0.05		
TOTAL UNADJUSTED ERROR ^{1, 2} T _{min} to T _{max}			± 0.25 ± 0.4	±0.5 ±0.75	% Full Scale % Full Scale
THE RESIDENCE OF THE PROPERTY AND ADDRESS OF THE PARTY OF	(C E: 17)		± 0.4		°C
100Ω RTD CALIBRATION ERROR ³	(See Fig. 17)		±0.5	± 2.0	CALLER OF SALES CONTRACTOR
LOOP POWERED OPERATION ²			25		Loop-Powered Operation
Zero Current Error ⁴	Zero = 4mA			± 80	Pecelliarered 30m V or Aur
	Zero = 12mA	. 7	± 40		μA steujbA vitnehnegebn
To the second se	Zero = 0mA5 $Zero = 4mA$	+7	+ 35	+100	μA.
vs. Temp. Power Supply Rejection (RTI)	$2V \le V_{OP} \le 36V^6$		± 0.5 ± 3.0		μΑ/°C μV/V
Fower Supply Rejection (K11)	$0V \le V_{\text{OP}} \le 50 \text{ V}$ $0V \le V_{\text{CM}} \le 6.2 \text{ V}$		± 3.0	±3.0	μν/ν
Common-Mode Input Range	(See Fig. 3)	0		1 37 4376	Vall rities sometated VS.8
Common-Mode Rejection (RTI)	$0V \le V_{CM} \le 6.2V$	0	±10	$+V_{OP}-4V^{6}$ ±30	μV/V
Input Bias Current ⁷	0 V = V CM = 0.2 V		+5		nA
T _{min} to T _{max}	1		+7	+25	nA more probablish
Input Offset Current ⁷	17				
	$V_{SIG} = 0$		±0.5	±3.0	nA
Transconductance	()4()+()				
Nominal	30mV Input Span		0.5333		A/V
The state of the s	60mV Input Span		0.2666		A/V
Unadjusted Error			±0.05	±0.2	%
vs. Common-Mode	0V≤V _{CM} ≤6.2V		. 0.02	0.04	%/V
	30mV Input Span		± 0.03	± 0.04	%/V
Error vs. Temp.	60mV Input Span		± 0.05	± 0.06 ± 50	ppm/°C
Nonlinearity ⁸	30mV Input Span		± 20 ± 0.01	± 0.05	% of Span
Tronmeanty	60mV Input Span		± 0.01	± 0.07	% of Span
OPERATIONAL VOLTAGE RANGE	the in the first of the second of the second	631	CT THE PROPERTY OF	nin-sub sh k	e device may be tought, power
Operational Voltage, V _{OP} ⁶	DEER VERDE SCHOOL REED	+12		+36	V
Quiescent Current	Into Pin 9	olgas	+500	+700	MA 98 bob Venue boundiless
OUTPUT CURRENT LIMIT	sees of heavy most	+21	+ 25	+32	mA sungasus n
COMPONENTS OF ERROR	S. Province for execute	121	123	1,32	the accurations of bear of to
SIGNAL AMPLIFIER ⁹	BERRE BS DES TOPLO	270 DO	erest on a	Us. Output six	outlibrated standard for 10001 is
	DENSITE BE DESIRED V NO.		+40	± 200	o determined by pin sur Vin
Input Voltage Offset vs. Temp	6. The circuit configure		± 40 ± 1.0	± 2.5	μV/°C
Power Supply Rejection	12V≤V _{OP} ≤36V ⁶	nler.	±3.0	±5.6	$\mu V/V$
sang arms on avoid or habitang a	$0V \le V_{CM} \le 6.2V$	- Mari	25.0	± 3.0	μν/ν
V/I CONVERTER ^{9, 10}	THE STATE OF THE S	VCTOV	o on hettes	si nomo betseib	ante and calibration. Total and
Zero Current Error	Output Span = 4-20mA	media	± 30	± 80	AuA ava. O and sant set of at som
Power Supply Rejection	12V≤V _{OP} ≤36V ⁶	entity	±1.0	± 3.0	μA/V
Transconductance	12 V = VOP=30 V	learner	Ro as to as	allows for the n	ander 0.05%, The Appendix
Nominal Nominal	baindileum shrolts	-30	0.2666		A/V Island of total and as
Unadjusted Error	9. Zero and apan aid ind	lase	±0.05	±0.2	% swel-wel to missimment a
6.200V REFERENCE ^{9, 12}	test elaborataccos of	In	traje pvis.s.	Offices a cost-off	essure remaducers, the AD593
Output Voltage Tolerance	net hattadisseer si2. Itt	707	± 3	±12	mV at if motories animotose
vs. Temp.	e nig siy CTA 0001	.io	± 20	± 50	ppm/°C
Line Regulation	$12V \le V_{OP} \le 36V^6$		± 200	±300	μV/V
Load Regulation ¹¹	$0mA \le I_{REF} \le 3mA$	40	±0.3	±0.75	mV/mA
Output Current ¹³	Loop Powered, (Fig. 10)	+3.0	+3.5	politioners at here	mA manufacture of the control of the
	1				mA summa himmenhai 3773+

Model	Conditions	Min	D693AD Typ	Max	Units	
AUXILIARY AMPLIFIER			18	No.	mile value	
Common-Mode Range		0		$+V_{OP}-4V^{6}$	V	
Input Offset Voltage			±50	± 200	μV	
Input Bias Current			+5	+20	nA	
Input Offset Current			+0.5	±3.0	nA	
Common-Mode Rejection			90		dB	
Power Supply Rejection			105		dB	
Output Current Range	Pin I _X OUT	+0.01		+5	mA	
Output Current Error	Pin V _X - Pin I _X		± 0.005		%	
TEMPERATURE RANGE	97 1		35	H. HE.	87	
Case Operating ¹⁴	T _{min} to T _{max}	-40		+85	°C	
Storage Storage Storage Storage	Flourie S. Signal	-65		+150	°C	

NOTE

¹Total error can be significantly reduced (typically less than 0.1%) by trimming the zero current. The remaining unadjusted error sources are transconductance and nonlinearity.

²The AD693 is tested as a loop powered device with the signal amp, V/I converter, voltage reference, and application voltages operating together. Specifications are valid for preset spans and spans between 30mV and 60mV.

³Error from ideal output assuming a perfect 100Ω RTD at 0 and +100°C.

⁴Refer to the Error Analysis to calculate zero current error for input spans less than 30mV.

⁵By forcing the differential signal amplifier input sufficiently negative the 7µA zero current can always be achieved.

⁶The operational voltage (V_{OP}) is the voltage directly across the AD693 (Pin 10 to 6 in two-wire mode, Pin 9 to 6 in

local power mode). For example, $V_{OP} = V_S - (I_{LOOP} \times R_L)$ in two-wire mode (refer to Figure 10).

⁷Bias currents are not symmetrical with input signal level and flow out of the input pins. The input bias current of the inverting input increases with input signal voltage, see Figure 2.

⁸Nonlinearity is defined as the deviation of the output from a straight line connecting the endpoints as the input is swept over a 30mV and 60mV input span.

⁹Specifications for the individual functional blocks are components of error that contribute to, and that are included in, the Loop Powered Operation specifications.

¹⁰Includes error contributions of V/I converter and Application Voltages.

¹¹Changes in the reference output voltage due to load will affect the Zero Current. A 1% change in the voltage reference output will result in an error of 1% in the value of the Zero Current.

 12 If not used for external excitation, the reference should be loaded by approximately 1mA (6.2k Ω to common).

¹³In the loop powered mode up to 5mA can be drawn from the reference, however, the lower limit of the output span will be increased accordingly. 3.5mA is the maximum current the reference can source while still maintaining a 4mA zero.

 $^{14}\text{The AD693}$ is tested with a pass transistor so $T_A{\cong}T_C.$

Specifications subject to change without notice.

Specifications shown in **boldface** are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

ABSOLUTE MAXIMUM RATINGS


Supply Voltage		1						+36V
Reverse Loop Current								200mA
Signal Amp Input Range					-	- 0	.31	to VOP
Reference Short Circuit to Common							I	definite
Auxiliary Amp Input Voltage Range					-	- 0	.31	to VOP
Auxiliary Amp Current Output								10mA
Storage Temperature	0.		1	- 6	50	C	to	+150°C
Lead Temperature, 10sec Soldering								+300°C
Max Junction Temperature								

ORDERING GUIDE

Model	Package Description	Package Option*		
AD693AD	Ceramic Side-Brazed DIP	D-20		
AD693AQ	Cerdip	Q-20		
AD693AE	Leadless Ceramic Chip Carrier (LCCC)	E-20A		

^{*}For outline information see Package Information section.

AD693 PIN CONFIGURATION (AD, AW, AE Packages)



Functional Diagram

10

AD693—Typical Characteristics




Figure 1. Maximum Load Resistance vs. Power Supply




Figure 2. Differential Input Current vs. Input Signal Voltage Normalized to +IN




Figure 3. Maximum Common-Mode Voltage vs. Supply




Figure 4. Bandwidth vs. Series Load Resistance




Figure 5. Signal Amplifier PSRR vs. Frequency




Figure 6. CMRR (RTI) vs. Frequency




Figure 7. Input Current Noise vs. Frequency




Figure 8. Input Voltage Noise vs. Frequency

FUNCTIONAL DESCRIPTION

The operation of the AD693 can be understood by dividing the circuit into three functional parts (see Figure 9). First, an instrumentation amplifier front-end buffers and scales the low-level input signal. This amplifier drives the second section, a V/I converter, which provides the 4-to-20mA loop current. The third section, a voltage reference and resistance divider, provides application voltages for setting the various "live zero" currents. In addition to these three main sections, there is an on-chip auxiliary amplifier which can be used for transducer excitation.

VOLTAGE-TO-CURRENT (V/I) CONVERTER

The output NPN transistor for the V/I section sinks loop current when driven on by a high gain amplifier at its base. The input for this amplifier is derived from the difference in the outputs of the matched preamplifiers having gains, G2. This difference is caused to be small by the large gain, $+{\rm A}$, and the negative feedback through the NPN transistor and the loop current sampling resistor between ${\rm I}_{\rm IN}$ and Boost. The signal across this resistor is compared to the input of the left preamp and servos the loop current until both signals are equal. Accurate voltage-to-current transformation is thereby assured. The preamplifiers employ a special design which allows the active feedback amplifier to operate from the most positive point in the circuit, ${\rm I}_{\rm IN}$

The V/I stage is designed to have a nominal transconductance of 0.2666 A/V. Thus, a 75mV signal applied to the inputs of the V/I (Pin 16, noninverting; Pin 12, inverting) results in a full-scale output current of 20mA.

The current limiter operates as follows: the output of the feedback preamp is an accurate indication of the loop current. This output is compared to an internal setpoint which backs off the drive to the NPN transistor when the loop current approaches 25mA. As a result, the loop and the AD693 are protected from the consequences of voltage overdrive at the V/I input.

VOLTAGE REFERENCE AND DIVIDER

A stabilized bandgap voltage reference and laser-trimmed resistor divider provide for both transducer excitation as well as precalibrated offsets for the V/I converter. When not used for external excitation, the reference should be loaded by approximately 1mA (6.2k Ω to common).

The 4mA and 12mA taps on the resistor divider correspond to -15mV and -45mV, respectively, and result in a live zero of 4mA or 12mA of loop current when connected to the V/I converter's

inverting input (Pin 12). Arranging the zero offset in this way makes the zero signal output current independent of input span. When the input to the signal amp is zero, the noninverting input of the V/I is at 6.2V.

Since the standard offsets are laser trimmed at the factory, adjustment is seldom necessary except to accommodate the zero offset of the actual source. (See "Adjusting Zero".)

SIGNAL AMPLIFIER

The Signal Amplifier is an instrumentation amplifier used to buffer and scale the input to match the desired span. Inputs applied to the Signal Amplifier (at Pins 17 and 18) are amplified and referred to the 6.2V reference output in much the same way as the level translation occurs in the V/I converter. Signals from the two preamplifiers are subtracted, the difference is amplified, and the result is fed back to the upper preamp to minimize the difference. Since the two preamps are identical, this minimum will occur when the voltage at the upper preamp just matches the differential input applied to the Signal Amplifier at the left.

Since the signal which is applied to the V/I is attenuated across the two 800Ω resistors before driving the upper preamp, it will necessarily be an amplified version of the signal applied between Pins 17 and 18. By changing this attenuation, you can control the span referred to the Signal Amplifier. To illustrate: a 75mV signal applied to the V/I results in a 20mA loop current. Nominally, 15mV is applied to offset the zero to 4mA leaving a 60mV range to correspond to the span. And, since the nominal attenuation of the resistors connected to Pins 16, 15 and 14 is 2.00, a 30mV input signal will be doubled to result in 20mA of loop current. Shorting Pins 15 and 16 results in unity gain and permits a 60mV input span. Other choices of span may be implemented with user supplied resistors to modify the attenuation. (See section "Adjusting Input Span".)

The Signal Amplifier is specially designed to accommodate a large common-mode range. Common-mode signals anywhere up to and beyond the 6.2V reference are easily handled as long as $V_{\rm IN}$ is sufficiently positive. The Signal Amplifier is biased with respect to $V_{\rm IN}$ and requires about 3.5 volts of headroom. The extended range will be useful when measuring sensors driven, for example, by the auxiliary amplifier which may go above the 6.2V potential. In addition, the PNP input stage will continue to operate normally with common-mode voltages of several hundred mV, negative, with respect to common. This feature accommodates self-generating sensors, such as thermocouples,




Figure 9. Functional Block Diagram

AUXILIARY AMPLIFIER

The Auxiliary Amplifier is included in the AD693 as a signal conditioning aid. It can be used as an op amp in noninverting applications and has special provisions to provide a controlled current output. Designed with a differential input stage and an unbiased Class A output stage, the amplifier can be resistively loaded to common with the self-contained 100Ω resistor or with a user supplied resistor.

As a functional element, the Auxiliary Amplifier can be used in dynamic bridges and arrangements such as the RTD signal conditioner shown in Figure 17. It can be used to buffer, amplify and combine other signals with the main Signal Amplifier. The Auxiliary Amplifier can also provide other voltages for excitation if the 6.2V of the reference is unsuitable. Configured as a simple follower, it can be driven from a user supplied voltage divider or the precalibrated outputs of the AD693 divider (Pins 3 and 4) to provide a stiff voltage output at less than the 6.2 level, or by incorporating a voltage divider as feedback around the amplifier, one can gain-up the reference to levels higher than 6.2V. If large positive outputs are desired, $I_{\rm X}$, the Auxiliary Amplifier output current supply, should be strapped to either $V_{\rm IN}$ or

of difference between I_X and the voltage to which V_X is required to swing.

The output stage of the Auxiliary Amplifier is actually a high gain Darlington transistor where I_X is the collector and V_X is the emitter. Thus, the Auxiliary Amplifier can be used as a V/I converter when configured as a follower and resistively loaded. I_X functions as a high-impedance current source whose current sequal to the voltage at V_X divided by the load resistance. For example, using the onboard 100Ω resistor and the 75mV or 150mV application voltages, either a 750 μA or 1.5mA current source can be set up for transducer excitation.

The I_X terminal has voltage compliance within 2V of V_X . If the Auxiliary Amplifier is not to be used, then Pin 2, the noninverting input, should be grounded.

REVERSE VOLTAGE PROTECTION FEATURE

In the event of a reverse voltage being applied to the AD693 through a current-limited loop (limited to 200mA), an internal shunt diode protects the device from damage. This protection mode avoids the compliance voltage penalty which results from a series diode that must be added if reversal protection is required in high-current loops.

Applying the AD693

CONNECTIONS FOR BASIC OPERATION

Figure 10 shows the minimal connections for basic operation: 0–30mV input span, 4–20mA output span in the two-wire, loop-powered mode. If not used for external excitation, the 6.2V reference should be loaded by approximately 1mA ($6.2\text{k}\Omega$ to common).

USING AN EXTERNAL PASS TRANSISTOR

The emitter of the NPN output section, I_{OUT} , of the AD693 is usually connected to common and the negative loop connection (Pins 7 to 6). Provision has been made to reconnect I_{OUT} to the base of a user supplied NPN transistor as shown in Figure 11. This permits the majority of the power dissipation to be moved off chip to enhance performance, improve reliability, and extend the operating temperature range. An internal hold-down resistor of about 3k is connected across the base emitter of the external transistor.

The external pass transistor selected should have a BV_{CEO} greater than the intended supply voltage with a sufficient power rating

for continuous operation with 25mA current at the supply voltage. Ft should be in the 10MHz to 100MHz range and β should be greater than 10 at a 20mA emitter current. Some transistors that meet this criteria are the 2N1711 and 2N2219A. Heat sinking the external pass transistor is suggested.

The pass transistor option may also be employed for other applications as well. For example, $I_{\rm OUT}$ can be used to drive an LED connected to Common, thus providing a local monitor of loop fault conditions without reducing the minimum compliance voltage.

ADJUSTING ZERO

In general, the desired zero offset value is obtained by connecting an appropriate tap of the precision reference/voltage divider network to the inverting terminal of the V/I converter. As shown in Figure 9, precalibrated taps at Pins 14, 13 and 11 result in zero offsets of 0mA, 4mA and 12mA, respectively, when connected to Pin 12. The voltages which set the 4mA and 12mA zero operating points are 15mV and 45mV negative with respect to




Figure 10. Minimal Connection for 0-30mV Unipolar Input, 4-20mA Output




Figure 11. Using an External Pass Transistor to Minimize Self-Heating Errors

6.2V, and they each have a nominal source resistance of 450Ω . While these voltages are laser trimmed to high accuracy, they may require some adjustment to accommodate variability between sensors or to provide additional ranges. You can adjust zero by pulling up or down on the selected zero tap, or by making a separate voltage divider to drive the zero pin.

The arrangement of Figure 12 will give an approximately linear adjustment of the precalibrated options with fixed limits. To find the proper resistor values, first select I_A , the desired range of adjustment of the output current from nominal. Substitute this value in the appropriate formula below for adjustment at the 4mA tap.

$$R_{Z1} = (1.6V/I_A) - 400\Omega$$
and

$$R_{Z2} = R_{Z1} \times 3.1V/(15mV + I_A \times 3.75\Omega)$$

Use a similar connection with the following resistances for adjustments at the 12mA tap.

$$R_{Z1}\,=\,(4.8V/I_A)-400\Omega$$
 and

$$R_{Z2} = R_{Z1} \times 3.1 V/(45 mV + I_A \times 3.75 \Omega)$$

These formulae take into account the $\pm 10\%$ tolerance of tap resistance and insure a minimum adjustment range of I_A . For example, choosing $I_A=200\mu A$ will give a zero adjustment range of $\pm 1\%$ of the 20mA full-scale output. At the 4mA tap the maximum value of:

$$R_{Z1}=1.6V/200\mu A-400\Omega=7.6k\Omega$$
 and

$$R_{Z2} = 7.6k\Omega \times 3.1V/(15mV + 200\mu A \times 3.75\Omega) = 1.49M\Omega$$




Figure 12. Optional 4mA Zero Adjustment (12mA Trim Available Also)

These can be rounded down to more convenient values of $7.5k\Omega$ and $1.3M\Omega,$ which will result in an adjustment range comfortably greater than $\pm\,200\mu A.$

ADJUSTING INPUT SPAN

Input Span is adjusted by changing the gain of the Signal Amplifier. This amplifier provides a 0-to-60mV signal to the V/I section to produce the 4-to-20mA output span (or a 0-to-75mV signal in the 0-to-20mA mode). The gain of this amplifier is trimmed to 2.00 so that an input signal ranging from 0-to-30mV will drive the V/I section to produce 4-to-20mA. Joining P1 and P2 (Pins 15 and 16) will reduce the Signal Amplifier gain to one, thereby requiring a 60mV signal to drive the V/I to a full 20mA span.

To produce spans less than 30mV, an external resistor, R_{S1} , can be connected between P1 and 6.2V. The nominal value is given by:

$$R_{S1} = \frac{400\Omega}{\frac{30mV}{S} - 1}$$

where S is the desired span. For example, to change the span to 6mV a value of:

$$R_{S1} = \frac{400\Omega}{\frac{30mV}{6mV} - 1} = 100\Omega$$

is required. Since the internal, 800Ω gain setting resistors exhibit an absolute tolerance of 10%, R_{S1} should be provided with up to $\pm 10\%$ range of adjustment if the span must be well controlled.

For spans between 30mV and 60mV a resistor R_{S2} should be connected between P1 and P2. The nominal value is given by:

$$R_{S2} \, = \, \frac{400\Omega \, \left(1 - \underline{60mV} \right)}{\frac{30mV}{S} - 1}$$

For example, to change the span to 40mV, a value of:

$$R_{S2} = \frac{400\Omega (1 - \frac{60mV}{40mV})}{\frac{30mV}{40mV} - 1} = 800\Omega$$

is required. Remember that this is a nominal value and may require adjustment up to $\pm 10\%$. In many applications the span must be adjusted to accommodate *individual* variations in the sensor as well as the AD693. The span changing resistor should, therefore, include enough adjustment range to handle both the

AD693

sensor uncertainty and the absolute resistance tolerance of P1 and P2. Note that the temperature coefficient of the internal resistors is nominally -17ppm/°C, and that the external resistors should be comparably stable to insure good temperature performance.

An alternative arrangement, allowing wide range span adjustment between two set ranges, is shown in Figure 13. R_{S1} and R_{S2} are calculated to be 90% of the values determined from the previous formulae. The smallest value is then placed in series with the wiper of the $1.5k\Omega$ potentiometer shown in the figure. For example, to adjust the span between 25mV and 40mV, R_{S1} and R_{S2} are calculated to be 2000Ω and 800Ω , respectively. The smaller value, 800Ω , is then reduced by 10% to cover the possible ranges of resistance in the AD693 and that value is put in place.




Figure 13. Wide Range Span Adjustment

A number of other arrangements can be used to set the span as long as they are compatible with the pretrimmed noninverting gain of two. The span adjustment can even include thermistors or other sensitive elements to compensate the span of a sensor.

In devising your own adjustment scheme, remember that you should adjust the gain such that the desired span voltage at the Signal Amplifier input translates to 60mV at the output. Note also that the full differential voltage applied to the V/I converter is 75mV; in the 4-20mA mode, -15mV is applied to the inverting input (zero pin) by the Divider Network and +60mV is applied to the noninverting input by the Signal Amplifier. In the 0-20mA mode, the total 75mV must be applied by the Signal Amplifier. As a result, the total span voltage will be 25% larger than that calculated for a 4-20mA output.

Finally, the external resistance from P2 to 6.2V should not be made less than $1k\Omega$ unless the voltage reference is loaded to at least 1.0mA. (A simple load resistor can be used to meet this requirement if a low value potentiometer is desired.) In no case should the resistance from P2 to 6.2V be less than 200Ω .

Input Spans Between 60 and 100mV

Input spans of up to 100mV can be obtained by adding an offset proportional to the output signal into the zero pin of the VI converter. This can be accomplished with two resistors and adjusted via the optional trim scheme shown in Figure 14. The resistor divider formed by $R_{\rm E1}$ and $R_{\rm E2}$ from the output of the Signal Amplifier modifies the differential input voltage range applied to the VI converter.

In order to determine the fixed resistor values, $R_{\rm E1}$ and $R_{\rm E2}$, first measure the source resistance ($R_{\rm D}$) of the internal divider network. This can be accomplished (power supply disconnected)

by measuring the resistance between the 4mA of offset (Pin 13) and common (Pin 6) with the 6.2V reference (Pin 14) connected to common. The measured value, $R_{\rm D}$, is then used to calculate $R_{\rm E1}$ and $R_{\rm E2}$ via the following formula:

$$R_{E2} = R_D \left(\frac{S}{S - 60mV} - 1.0024 \right)$$

and $R_{E1} = 412R_{E2}$




Figure 14. Adjusting for Spans between 60mV and 100mV (R_{E1} and R_{E2}) with Fine-Scale Adjust (R_{E3} and R_{E4})

Figure 14 shows a scheme for adjusting the modified span and 4mA offset via $R_{\rm E3}$ and $R_{\rm E4}$. The trim procedure is to first connect both signal inputs to the 6.2V Reference, set $R_{\rm E4}$ to zero and then adjust $R_{\rm E3}$ so that 4mA flows in the current loop. This in effect, creates a divider with the same ratio as the internal divider that sets the 4mA zero level ($-15 {\rm mV}$ with respect to 6.2V). As long as the input signal remains zero the voltage at Pin 12, the zero adjust, will remain at $-15 {\rm mV}$ with respect to 6.2V.

After adjusting $R_{\rm E3}$ place the desired full scale (S) across the signal inputs and adjust $R_{\rm E4}$ so that 20mA flows in the current loop. An attenuated portion of the input signal is now added into the V/I zero to maintain the 75mV maximum differential. If there is some small offset at the input to the Signal Amplifier, it may be necessary to repeat the two adjustments.

LOCAL-POWERED OPERATION FOR 0-20mA OUTPUT

The AD693 is designed for local-powered, three-wire systems as well as two-wire loops. All its usual ranges are available in three-wire operation, and in addition, the 0-20mA range can be used. The 0-20mA convention offers slightly more resolution and may simplify the loop receiver, two reasons why it is sometimes preferred.

The arrangement, illustrated in Figure 15, results in a 0–20mA transmitter where the precalibrated span is 37.5mV. Connecting P1 to P2 will double the span to 75mV. Sensor input and excitation is unchanged from the two-wire mode except for the 25% increase in span. Many sensors are ratiometric so that an increase in excitation can be used instead of a span adjustment.

In the local-powered mode, increases in excitation are made easier. Voltage compliance at the $I_{\rm IN}$ terminal is also improved; the loop voltage may be permitted to fall to 6 volts at the AD693, easing the trade-off between loop voltage and loop resistance. Note that the load resistor, $R_{\rm L}$, should meter the current into Pin 10, $I_{\rm IN}$, so as not to confuse the loop current with the local power supply current.




Figure 15. Local Powered Operation with 0-20mA Output

OPTIONAL INPUT FILTERING

Input filtering is recommended for all applications of the AD693 due to its low input signal range. An RC filter network at each input of the signal amplifier is sufficient, as shown in Figure 16. In the case of a resistive signal source it may be necessary only to add the capacitors, as shown in Figure 18. The capacitors should be placed as close to the AD693 as possible. The value of the filter resistors should be kept low to minimize errors due to input bias current. Choose the 3dB point of the filter high enough so as not to compromise the bandwidth of the desired signal. The RC time constant of the filter should be matched to preserve the ac common-mode rejection.




Figure 16. Optional Input Filtering

INTERFACING PLATINUM RTDs

The AD693 has been specially configured to accept inputs from 100Ω Platinum RTDs (Resistance Temperature Detectors). Referring to Figure 17, the RTD and the temperature stable 100Ω resistor form a feedback network around the Auxiliary Amplifier resulting in a noninverting gain of $(1 + R_T/100\Omega)$, where R_T is the temperature dependent resistance of the RTD. The noninverting input of the Auxiliary Amplifier (Pin 2) is then driven by the 75mV signal from the Voltage Divider (Pin 4). When the RTD is at 0, its 100Ω resistance results in an amplifier gain of +2 causing V_X to be 150mV. The Signal Amplifier compares this voltage to the 150mV output (Pin 3) so that zero differential signal results. As the temperature (and therefore, the resistance) of the RTD increases, Vx will likewise increase according to the gain relationship. The difference between this voltage and the zero degree value of 150mV drives the Signal Amp to modulate the loop current. The AD693 is precalibrated such that the full 4-20mA output span corresponds to a 0 to 104°C range in the RTD. (This assumes the European Standard of $\alpha = 0.00385$.) A total of 6 precalibrated ranges for three-wire (or two-wire) RTDs are available using only the pin strapping options as shown in Table I.

A variety of other temperature ranges can be realized by using different application voltages. For example, loading the Voltage Divider with a $1.5 \mathrm{k}\Omega$ resistor from Pin 3 to Pin 6 (common) will approximately halve the original application voltages and




Figure 17. 0-to-104°C Direct Three-Wire 100 Ω RTD Interface, 4–20mA Output

	Temperature Range	Pin Connections
	0 to +104°C	12 to 13
1	0 to +211°C	12 to 13, and 15 to 16
	+25°C to +130°C	12 to 14
	+51°C to +266°C	12 to 14, and 15 to 16
	-50°C to +51°C	12 to 11
	-100°C to +104°C	12 to 11 and 15 to 16

Table I. Precalibrated Temperature Range Options Using a European Standard 100Ω RTD and the AD693

temperature) required to fill the two standard spans. Likewise, increasing the application voltages by adding resistance between Pins 14 and 3 will decrease the temperature span.

An external voltage divider may also be used in conjunction with the circuit shown to produce any range of temperature spans as well as providing zero output (4mA) for a non 0 temperature input. For example, measuring V_X with respect to a voltage 2.385 times the excitation (rather than 2 times) will result in zero input to the Signal Amplifier when the RTD is at 100°C (or 138.5Ω).

As suggested in Table I, the temperature span may also be adjusted by changing the voltage span of the Signal Amplifier. Changing the gain from 2 to 4, for example, will halve the temperature span to about 52°C on the 4–20mA output configuration. (See section "Adjusting Input Span".)

The configuration for a three-wire RTD shown in Figure 17 can accommodate two-wire sensors by simply joining Pins 1 and 5 of the AD693.

INTERFACING LOAD CELLS AND METAL FOIL STRAIN GAGES

The availability of the on-chip Voltage Reference, Auxiliary
Amplifier and 3mA of excitation current make it easy to adapt
the AD693 to a variety of load cells and strain gages.

The circuit shown in Figure 18 illustrates a generalized approach in which the full flexibility of the AD693 is required to interface to a low resistance bridge. For a high impedance transducer the bridge can be directly powered from the 6.2V Reference.

Component values in this example have been selected to match the popular standard of 2mV/V sensitivity and 350Ω bridge resistance. Load cells are generally made for either tension and compression, or compression only; use of the 12mA zero tap allows for operation in the tension and compression mode. An optional zero adjustment is provided with values selected for $\pm 2\%$ FS adjustment range.

Because of the low resistance of most foil bridges, the excitation voltage must be low so as not to exceed the available 4mA zero

external voltage divider; the Aux-Amp is then used as a tollower to make a stiff drive for the bridge. Similar applications with higher resistance sensors can use proportionally higher voltage.

Finally, to accommodate the 2mV/V sensitivity of the bridge, the full-scale span of the Signal Amplifier must be reduced. Using the load cell in both tension and compression with 1V of excitation, therefore, dictates that the span be adjusted to 4mV. By substituting in the expression, $R_{\rm S1}=400\Omega/[(30{\rm mV/S})-1],$ the nominal resistance required to achieve this span is found to be 61.54 Ω . Calculate the minimum resistance required by subtracting 10% from 61.54 Ω to allow for the internal resistor tolerance of the AD693, leaving 55.38 Ω (See "Adjusting Input Span".) The standard value of 54.9 Ω is used with a 20 Ω potentiometer for full-scale adjustment.

If a load cell with a precalibrated sensitivity constant is to be used, the resultant full-scale span applied to the Signal Amplifier is found by multiplying that sensitivity by the excitation voltage. (In Figure 18, the excitation voltage is actually $(10k\Omega/62.3k\Omega)$ (6.2V) = 0.995V).

THERMOCOUPLE MEASUREMENTS

The AD693 can be used with several types of thermocouple inputs to provide a 4–20mA current loop output corresponding to a variety of measurement temperature ranges. Cold junction compensation (CJC) can be implemented using an AD592 or AD590 and a few external resistors as shown in Figure 19.

From Table II simply choose the type of thermocouple and the appropriate average reference junction temperature to select values for $R_{\rm COMP}$ and $R_{\rm Z}$. The CJC voltage is developed across $R_{\rm COMP}$ as a result of the AD592 1µA/K output and is added to the thermocouple loop voltage. The 50 Ω potentiometer is biased by $R_{\rm Z}$ to provide the correct zero adjustment range appropriate for the divider and also translates the Kelvin scale of the AD592 to $^{\circ}$ Celsius. To calibrate the circuit, put the thermocouple in an ice bath (or use a thermocouple simulator set to 0) and adjust the potentiometer for a 4mA loop current.

The span of the circuit in °C is determined by matching the signal amplifier input voltage range to it's temperature equivalent




Figure 18. Utilizing the Auxiliary Amplifier to Drive a Load Cell, $12mA \pm 8mA$ Output




Figure 19. Thermocouple Inputs with Cold Junction Compensation

POLARITY	MATERIAL	ТУРЕ	AMBIENT TEMP	RCOMP	RZ	30mV TEMP RANGE	60mV TEMP RANGE	
+	IRON	Shell See	25°	51:7Ω	301K	54600	102500	
4/00 <u>L</u> N. Ausb	CONSTANTAN	Ibitio Pa	75°	53.6Ω	294K	546°C	1035℃	
+	NICKEL-CHROME	SHIP SIAS	25°	40.2Ω	392K	721°C	AND X SERVIN	
a desired	NICKEL-ALUMINUM	K	75°	42.2Ω	374K	annia an	t lo sei	
+	NICKEL-CHROME	Е	25°	60.4Ω	261K	413°C	787°C	
-	COPPER-NICKEL	y E	75°	64.9Ω	243K	4150		
+ 3.00	COPPER	T	25°	40.2Ω	392K	HEE WITT	S STERRET L	
_	COPPER-NICKEL	4	75°	45.3Ω	340K	USE WITH GAIN		

Table II. Thermocouple Application - Cold Junction Compensation Table

via a set of thermocouple tables referenced to °C. For example, the output of a properly referenced type J thermocouple is 60mV when the hot junction is at 1035°C. Table II lists the maximum measurement temperature for several thermocouple types using the preadjusted 30mV and 60mV input ranges.

More convenient temperature ranges can be selected by determining the full-scale input voltages via standard thermocouple tables and adjusting the AD693 span. For example, suppose only a 300°C span is to be measured with a type K thermocouple. From a standard table, the thermocouple output is 12.207mV; since 60mV at the signal amplifier corresponds to a 16mA span at the output a gain of 5, or more precisely 60mV/12.207mV = 4.915 will be needed. Using a 12.207mV span in the gain resistor formula given in "Adjusting Input Span" yields a value of about 270Ω as the minimum from P1 to 6.2V. Adding a 50Ω potentiometer will allow ample adjustment range.

With the connection illustrated, the AD693 will give a full-scale indication with an open thermocouple.

ERROR BUDGET ANALYSIS

Loop-Powered Operation specifications refer to parameters tested with the AD693 operating as a loop-powered transmitter. The specifications are valid for the preset spans of 30mV, 60mV and those spans in between. The section, "Components of Error", refers to parameters tested on the individual functional blocks, (Signal Amplifier, V/I Converter, Voltage Reference, and Auxiliary Amplifier). These can be used to get an indication of device performance when the AD693 is used in local power mode or when it is adjusted to spans of less than 30mV.

Table III lists the expressions required to calculate the total error. The AD693 is tested with a 250 Ω load, a 24V loop supply

RTI Contributions to Offset Error Error Source

IZE	Zero Current Error
PSRR	Power Supply Rejection Ratio
CMRR	Common-Mode Rejection Ratio
IOS	Input Offset Current

RTI Contributions to Span Error Error Source

I ransconductance Error
Transconductance PSRR ¹
Transconductance CMRR
Nonlinearity
Differential Input Current ²

Abbreviations

I_z	Zero Current (usually 4mA)
Is	Output span (usually 16mA)
Rs	Input source impedance
RL	Load resistance
VLOC	Loop supply voltage
V_{CM}	Input common-mode voltage
VSPAT	N Input span
Xs	Nominal transconductance in A/

¹The 4-20mA signal, flowing through the metering resistor, modulates the power supply voltage seen by the AD693. The change in voltage causes a power supply rejection error that varies with the output current, thus it appears as a span error.

²The input bias current of the inverting input increases with input signal voltage. The differential input current, Inputs, equals the inverting input current minus the noninverting input current; see Figure 2. Inpips, flowing into an input source inpedance, will cause an input voltage error that varies with signal. If the change in differential input current with input signal is approximated as a linear function, then any error due to source impedance may be approximated as a span error. To calculate Inpips, refer to Figure 2 and find the value for Inpips + In corresponding to the full-scale input voltage for your application. Multiply by + In max to get Inpips. Multiply Inpips by the source impedance to get the input voltage error at full scale.

Table III. RTI Contributions to Span and Offset Error

I_{ZE}/X_S
$(V_{LOOP} - 24V + [R_L - 250\Omega \times I_Z]) \times PSRF$
$ V_{CM} - 3.1V \times CMRR$
$R_s \times IOS$

AD693

and an input common-mode voltage of 3.1V. The expressions below calculate errors due to deviations from these nominal conditions.

The total error at zero consists only of offset errors. The total error at full scale consists of the offset errors plus the span errors. Adding the above errors in this manner may result in an error as large as 0.8% of full scale, however, as a rule, the AD693 performs better as the span and offset errors do not tend to add worst case. The specification "Total Unadjusted Error", (TUE), reflects this and gives the maximum error as a % of full scale for any point in the transfer function when the device is operated in one of its preset spans, with no external trims. The TUE is less than the error you would get by adding the span and offset errors worst case.

Thus, an alternative way of calculating the total error is to start with the TUE and add to it those errors that result from operation of the AD693 with a load resistance, loop supply voltage, or common-mode input voltage different than specified. (See Example 1 below.)

ERROR BUDGET FOR SPANS LESS THAN 30mV

An accommodation must be made to include the input voltage offset of the signal amplifier when the span is adjusted to less than 30mV. The TUE and the Zero Current Error include the input offset voltage contribution of the signal amplifier in a gain of 2. As the input offset voltage is multiplied by the gain of the signal amplifier, one must include the additional error when the signal amplifier is set to gains greater than 2.

For example, the 300K span thermocouple application discussed previously requires a 12.207mV input span; the signal amplifier must be adjusted to a gain of approximately 5. The loop transconductance is now 1.333 A/V, (5 \times 0.2666 A/V). Calculate the total error by substituting the new values for the transconductance and span into the equations in Table III as was done in Example I. The error contribution due to $V_{\rm OS}$ is $5 \times V_{\rm OS}$, however, since

 $2\times V_{OS}$ is already included in the TUE and the Zero Current Error it is necessary to add an error of only $(5-2)\times V_{OS}$ to the error budget. Note that span error may by reduced to zero with the span trim, leaving only the offset and nonlinearity of the AD693.

EXAMPLE I

The AD693 is configured as a 4-20mA loop powered transmitter with a 60mV FS input. The inputs are driven by a differential voltage at 2V common mode with a 300 Ω balanced source resistance. A 24V loop supply is used with a 500 Ω metering resistance. (See Table IV below.)

Trimming the offset and span for your application will remove all span and offset errors except the nonlinearity of the AD693.

OFFSE	T ERRORS	
Iz	Already included in the TUE spec.	0.0μV
PSRR	PSRR = 5.6 μ V/V; (24V $-$ 24V + [500 Ω $-$ 250 Ω \times 4mA]) \times 5.6 μ V/V = V_{LOOP} = 24V R_L = 5000 I_Z = 4mA	5.6µV
CMRR	CMRR = $30\mu\text{V/V}$; $ 2\text{V} - 3.1\text{V} \times 30\mu\text{V/V} = V_{\text{CM}} = 2\text{V}$	33.0μV
IOS	$IOS = 3nA$, $R_S = 300\Omega$; $300\Omega \times 3nA =$	0.9μV
Total A	dditional Error at 4mA	39.5µV
As % of	full scale; $(39.5 \mu V \times 0.2666 \text{ A/V})/20 \text{mA} \times 100\% =$	0.053% of FS
SPANE	ERRORS	
X _{SE}	Already included in the TUE spec.	0.0μV
X _{PSRR}	PSRR = 5.6μ V/V; ($500\Omega - 250\Omega$ × $16m$ A) × 5.6μ V/V = $R_L = 500\Omega$, $I_S = 16m$ A	22.4μV
X _{CMRR}	$X_{CMRR} = 0.06\%/V; 2V - 3.1V \times 60mV \times 0.06\%/V = V_{CM} = 2V, V_{SPAN} = 60mV$	39.6μV
I _{DIFF}	$V_{SPAN} = +60 mV; 300\Omega \times 2 \times 20 nA$ $I_{DIFF}/+In = 2$ from Figure 2)	12.0μV
X _{NL}	Already included in the TUE	0.0μV
Total A	dditional Span Error at Full Scale	74.0µV
	dditional Error at Full Scale; $\epsilon_{OFFSET} + \epsilon_{SPAN} = 39.5 \mu V + 74.0 \mu V =$ Full Scale; $(113.5 \mu V \times 0.2666 A/V)/20 mA \times 100\% =$	113.5μV 0.151% of FS
New To	stal Unadjusted Error @ FS; $\epsilon_{TUE} + \epsilon_{ADDITIONAL} = 0.5\% + 0.151\% =$	0.651% of FS

Table IV. Example 1

AD694*

FEATURES 4-20 mA, 0-20 mA Output Ranges Precalibrated Input Ranges: 0 V to 2 V, 0 V to 10 V **Precision Voltage Reference** Programmable to 2.000 V or 10.000 V Single or Dual Supply Operation Wide Power Supply Range: +4.5 V to +36 V

Wide Output Compliance Input Buffer Amplifier Open-Loop Alarm **Optional External Pass Transistor to Reduce Self-Heating Errors** 0.002% typ Nonlinearity

PRODUCT DESCRIPTION

The AD694 is a monolithic current transmitter that accepts high level signal inputs to drive a standard 4-20 mA current loop for the control of valves, actuators, and other devices commonly used in process control. The input signal is buffered by an input amplifier that can be used to scale the input signal or buffer the output from a current mode DAC. Precalibrated input spans of 0 V to 2 V and 0 V to 10 V are selected by simple pin strapping; other spans may be programmed with external resistor.


The output stage compliance extends to within 2 V of Vs and its special design allows the output voltage to extend below common in dual supply operation. An alarm warns of an open 4 to 20 mA loop or noncompliance of the output stage.

Active laser trimming of the AD694's thin film resistors results in high levels of accuracy without the need for additional adjustments and calibration. An external pass transistor may be used with the AD694 to off-load power dissipation, extending the temperature range of operation.

The AD694 is the ideal building block for systems requiring noise immune 4-20 mA signal transmission to operate valves, actuators, and other control devices, as well as for the transmission of process parameters such as pressure, temperature, or flow. It is recommended as a replacement for discrete designs in a variety of applications in industrial process control, factory automation, and system monitoring.

The AD694 is available in hermetically sealed, 16-pin cerdip and plastic SOIC, specified over the -40°C to +85°C industrial temperature range, and in a 16-pin plastic DIP, specified over the 0 to +70°C temperature range.

FUNCTIONAL BLOCK DIAGRAM



PRODUCT HIGHLIGHTS

- 1. The AD694 is a complete voltage in to 4-20 mA out current transmitter.
- 2. Pin programmable input ranges are pre-calibrated at 0 V to 2 V and 0 V to 10 V.
- 3. The input amplifier may be configured to buffer and scale the input voltage, or to serve as an output amplifier for current output DACs.
- 4. The output voltage compliance extends to within 2 V of the positive supply and below common. When operated with a V supply, the output voltage compliance extends 30 V below common.
- 5. The AD694 interfaces directly to 8-, 10-, and 12-bit single supply CMOS and bipolar DACs.
- 6. The 4 mA zero current may be switched on and off with a TTL control pin, allowing 0-20 mA operation.
- 7. An open collector alarm warns of loop failure due to open wires or noncompliance of the output stage.
- 8. A monitored output is provided to drive an external pass transistor. The feature off-loads power dissipation to extend the temperature range of operation and minimize self-heating error.

*Protected by U.S. Patents: 30,586; 4,250,445; 4,857,862.

AD694 — SPECIFICATIONS (@ +25°C, R_L = 250 Ω and V_S = +24 V, unless otherwise noted)

Model	AD6 Min	94JN/AQ/A Typ	AR Max	AD Min	694BQ/BR Typ	Max	Units	
INPUT CHARACTERISTICS								
Input Voltage Range	-0.2	$V_S-2.0V$	$V_s-2.5 V$	-0.2	$V_s-2.0 V$	$V_s-2.5 V$	V	
Input Bias Current								
Either Input, T _{min} to T _{max}		1.5	5		1.5	5	nA	
Offset Current, T _{min} to T _{max}		±0.1	±1		±0.1	±1	nA	
Offset Current Drift		±1.0	±5.0	200	±1.0	±5.0	pA/°C	
Input Impedance	5	-1.0	-3.0	5	resours	ted Input R	MΩ	
ASM MILE	-				V 5	22 V 9 V	5 02 V 0	
OUTPUT CHARACTERISTICS						Waltern De	Predsloo	
Operating Current Range	0		23	0		23	mA	
Specified Performance	4		20	4		20	mA	
Output Voltage Compliance	$V_s - 36 V$		V_s-2V	V _S -36 V		V_s-2V	V	
Output Impedance, 4-20 mA	40.0	50.0		40.0	50.0		ΜΩ	
Current Limit @ 2× FS Overdrive	24		44	24		44	mA	
Slew Rate	V	1.3			1.3		mA/μs	
SPAN AND ZERO ACCURACY ¹		7.64				Province of	110-11000	
	7957038			Master of 10			l landing()	
4 mA Offset Error @ 0 V Input ²	RECTURNA	+10	. 20		+ 5	110	Α	
Error from 4.000 mA, 4 mA On		±10	±20	0	±5	±10	μΑ	
Error from 0.000 mA, 4 mA Off	0	+10	+20	0	+5	+10	μΑ	
T_{\min} to T_{\max}	18	±10	±40		±5	±20	μΑ	
vs. Supply (2 V Span/10 V Span)		0.3/0.05	0.8/0.4		0.3/0.05	0.8/0.4	μA/V	
Trim Range, 4 mA Zero	2.0		4.8	2.0		4.8	mA	
Span	LEDA 45V			di reministra			the AD694 is	
Nominal Transfer Function				20 Aug 05-8			mi lacgis lava	
Input $FS = 2 V$	na mai ene	8.0		her devices	8.0		mA/V	
Input FS = 10 V	AGAIT A - W	1.6		nellind at his	1.6		mA/V	
Transfer Function Error from Nom,	mentioners and			emais amuni			ted tofilous	
Input $FS = 2 V$, $10 V$	- ESTRICTEDA	±0.1	±0.3	i betendilses	±0.05	±0.15	% of Span	
T _{min} to T _{max}	инизидога пл	±0.002	±0.005	elicative and b	±0.001	±0.0025	% of Span/°	
vs. Supply	V 0 bns V	±0.001	±0.005	contract drive	±0.001	±0.005	% of Span/V	
Nonlinearity ³	he input air	±0.005	±0.015		±0.001	±0.005	% of Span	
4 mA On: Max Pin 9 Voltage		-0.005	0.8	S minima o	1 20111015 50	0.8	V	
4 mA Off: Min Pin 9 Voltage	3.0	25	-Bitto wolse	3.0	2.5	allows mis or	V	
	210,120 212	2.0	an open 4 to	Di Panare In	nair an .eo	ipply agerari	is lend in not	
VOLTAGE REFERENCE	he output of			asast madia	o adi le son	allamounea	to gool Am 0	
Output Voltage: 10 V Reference		10.000	10.040	9.980	10.000	10.020	V total switch	
Output Voltage: 2 V Reference	1.992	2.000	2.008	1.996	2.000	2.004	V	
T_{\min} to T_{\max}^4	BOURSO WO	30	50	mandament a	20	30	ppm/°C	
vs. Load, $V_{REF} = 2 \text{ V}$, 10 V	MARKET A STREET	0.15	0.50	are enhant	0.15	0.50	mV/mA	
vs. Supply, $V_{REF} = 2 \text{ V}$, 10 V	OMO stamu	± 0.001	± 0.005	searce Treasureside	±0.001	±0.005	%/V	
Output Current							at water to square	
Source Source	2			5			mA	
Sink nobmedo Am 01-0 galwolls salq	nessee JT	0.2		isten to ope	0.2		mA	
ALARM CHARACTERISTICS	100 Itago 67		demonstration	wit on How	L devices, as	orieso susto	Bak moreum	
V _{CE(SAT)} @ 2.5 mA	sting so soniv	0.35		sure, temp	0.25		17 No. 10 NO.	
		0.55	eue designs i	peds ed ton	0.35	romended as	ow. It is color	
Leakage Current	perioristom /	20	±1	recess cours	20	at bandsolle	μΑ	
Alarm Pin Current (Pin 10)	10 Speciality	20			20	d system me	mA	
POWER REQUIREMENTS	de semperal			St. bahes Life			of ADACIA ad	
Specified Performance	2023	24		79284 04	24		V	
Operating Range	- Trailin			Silvery Street			SHART STATES	
$2 \text{ V FS}, \text{ V}_{\text{REF}} = 2 \text{ V}$	4.5		36	4.5		36	V	
2 V, 10 V FS, V _{REF} = 2 V, 10 V	12.5		36	12.5		36	V	
Quiescent Current, 4 mA Off		1.5	2.0		1.5	2.0	mA	
TEMPERATURE RANGE	40		0.5	10				
Specified Performance ⁵ AD694AQ/BQ/AR/BR	-40		+85	-40		+85	°C	
AD694JN	0		+70	0		+70	°C	
Operating AD694AQ/BQ/AR/BR	-55		+125	-55		+125	°C	
AD694IN	-40		+85	-40		+85	°C	

	,		•
		r	

Model	AD6	94JN/AQ/	AR	AD	694BQ/BR		SF
	Min	Тур	Max	Min	Тур	Max	Units
BUFFER AMPLIFIER ⁶	1						Tax %
Input Offset Voltage	- Ando -						12 4
Initial Offset	// 2	±150	±500		±50	±500	μV
T _{min} to T _{max}	1 3000 30	±2	±3		±2	±3	μV/°C
vs. Supply	80	90		80	90		dB
vs. Common Mode	80	90		80	90		dB
Trim Range	±2.5	±4.0		±2.5	±4.0		mV
Frequency Response							127
Unity Gain, Small Signal	100.0	300			300		kHz
Input Voltage Noise (0.1 to 10 Hz)	500.0	2			2		μV p-p
Open-Loop Gain	8			20 04			
$V_O = +10 \text{ V}, R_L \ge 10 \text{ k}\Omega$		50		37 - 2161	50		V/mV
Output Voltage @ Pin 1, FB ¹							The tout of
Minimum Output Voltage	abatton	1.0	10	adute i sav s	1.0	10	mV V
Maximum Output Voltage	V _s -2.5 V	V_s-2V		V _s -2.5 V	V_s-2V		V

¹The single supply op amps of the AD694, lacking pull down current, may not reach 0.000 V at their outputs. For this reason, span, offset, and nonlinearity are specified with the input amplifiers operating in their linear range. The input voltage used for the tests is 5 mV to 2 V and 5 mV to 10 V for the two precalibrated input ranges. Span and zero accuracy are tested with the buffer amplifier configured as a follower.

²Offset at 4 mA out and 0 mA out are extrapolated to 0.000 V input from measurements made at 5 mV and at full scale. See Note 1.

Nonlinearity is specified as the maximum deviation of the output, as a % of span, from a straight line drawn through the endpoints of the transfer function. ⁴Voltage reference drift guaranteed by the Box Method. The voltage reference output over temperature will fall inside of a box whose length is determined by the temperature range and whose height is determined by the maximum temperature coefficient multiplied by the temperature span in degrees C.

Devices tested at these temperatures with a pass transistor. Allowable temperature range of operation is dependent upon internal power dissipation. Absolute maximum junction and case temperature should not be exceeded. See section: "Power Dissipation Considerations."

⁶Buffer amplifier specs for reference. Buffer amplifier offset and drift already included in Span and Zero accuracy specs above.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS
Supply Voltage
V _S to I _{OUT} +36 V
Input Voltage, (Either Input Pin 2 or 3)0.3 V to +36 V
Reference Short Circuit to Common Indefinite
Alarm Voltage, Pin 10 +36 V
4 mA Adj, Pin 6
4 mA On/Off, Pin 9 0 V to 36 V
Storage Temperature Range
AD694Q65°C to +150°C
AD694N, R65°C to +125°C
Lead Temperature, 10 sec Soldering+300°C
Maximum Junction Temperature +150°C
Maximum Case Temperature
Plastic Package (N, R)+125°C
Cerdip Package (Q)+125°C
- PR FIRE OF OR WESTERN BEET PERSONNEL (100) INSTRUCTOR OF SERVICE.

Transistor Count:									7	5	Ac	tive	D	evic	es
Substrate Connection:			 1								. to	Cor	n,	Pin	5

Thermal Characteristics:

Plastic (N) Package: $\theta_{IC} = 50^{\circ}$ C/Watt

 θ_{CA} (Still Air) = 85°C/Watt

Cerdip (Q) Package: $\theta_{JC} = 30^{\circ}\text{C/Watt}$ θ_{CA} (Still Air) = 70°C/Watt

Plastic (R) Package: $\theta_{JC} = 27^{\circ}\text{C/W}$ att θ_{CA} (Still Air) = 73°C/Watt

ESD Susceptibility

All pins are rated for a minimum of 4000 V protection, except for Pins 2, 3 and 9 which are rated to survive a minimum of 1500 V. ESD testing conforms to Human Body Model. Always practice ESD prevention.

No pin, other than I_{OUT} (11) and ±Sig (2), (3) as noted, may be permitted to become more negative than Com (5). No pin may be permitted to become more positive than V_S (13).


PIN CONFIGURATION (N, R, Q Package)

FB 1	•	16 Vos ADJUST
-SIG 2	as a gain bloc	15 Vos ADJUST
+SIG 3	AD694	14 BW ADJUST
2V FS 4	TOP VIEW	13 V _S
COM 5	(Not to Scale)	12 BOOST
4mA ADJUST 6	.5 V of V _s w	11 I _{OUT}
10V (FORCE) 7	rapinter can	10 ALARM
2V (SENSE) 8		9 4mA ON/OFF


ORDERING GUIDE

Model	Temperature Range	Package Options*
AD694JN	0°C to +70°C	N-16
AD694AQ	-40°C to +85°C	Q-16
AD694AR	-40°C to +85°C	R-16
AD694BQ	-40°C to +85°C	Q-16
AD694BR	-40°C to +85°C	R-16


*N = Plastic DIP; Q = Cerdip; R = SOIC. For outline information see Package Information section.




Typical Minimum Supply Voltage vs. Temperature for 2 V & 10 V Full Scale



Voltage Reference Power Supply Rejection



Maximum R, vs. Supply Voltage



I_{OUT}: Voltage Compliance vs. Temperature




Figure 1. Functional Block Diagram

FUNCTIONAL DESCRIPTION

The operation of the AD694 can best be understood by dividing the circuit into three functional parts (see Figure 1). First, a single supply input amplifier buffers the high level, single-ended input signal. The buffer amplifier drives the second section, a voltage to current (V/I) converter, that makes a 0 to 16 mA signal dependent current.

The third section, a voltage reference and offset generator, is responsible for providing the 4 mA offset current signal.

BUFFER AMPLIFIER

The buffer amplifier is a single supply amplifier that may be used as a unity gain buffer, an output amplifier for a current output D/A converter, or as a gain block to amplify low level signals. The amplifier's PNP input stage has a common-mode range that extends from a few hundred mV below ground to within 2.5 V of $V_{\rm S}$. The Class A output of the amplifier appears at Pin 1 (FB). The output range extends from about 1 mV above common to within 2.5 V of $V_{\rm S}$ when the amplifier is operated as a follower. The amplifier can source a maximum load of 5 k Ω , but can sink only as much as its internal 10 k Ω pull-down resistor allows.

V/I CONVERTER asholb swittlenorg own awords & saugiff about

The ground referenced, input signal from the buffer amplifier is converted to a 0 to 0.8 mA current by A2 and level shifted to the positive supply. A current mirror then multiplies this signal by a factor of 20 to make the signal current of 0 to 16 mA. This technique allows the output stage to drive a load to within 2 V of the positive supply (V_S). Amplifier A2 forces the voltage at Pin 1 across resistors R1 and R2 by driving the Darlington transistor, Q2. The high gain Darlington transmits the resistor current to its collector and to R3 (900 Ω). A3 forces the level shifted signal across the 45 Ω resistor to get a current gain of 20. The transfer function of the V/I stage is therefore:

$$I_{OUT} = (20 \times V_{(PINI)}) / (R1 + R2)$$

resulting in a 0–16 mA output swing for a 0–10 V input. Tying Pin 4 (2 V FS) to ground shorts out R2 and results in a 2 V full-scale input for a 16 mA output span.

The output stage of the V/I converter is of a unique design that allows the $I_{\rm OUT}$ pin to drive a load below the common (substrate) potential of the device. The output transistor can always drive a load to a point 36 V below the positive supply (V_S). An optional NPN pass transistor can be added to transfer most of the power dissipation off-chip, to extend the temperature range of operation.

The output stage is current-limited at approximately 38 mA to protect the output from an overdrive at its inputs. The V/I will allow linear operation to approximately 24 mA. The V/I converter also has an open collector alarm (Pin 10) which warns of open-circuit condition at the $I_{\rm OUT}$ pin or of attempts to drive the output to a voltage greater than $V_{\rm S} = 2$ V.

4 mA OFFSET GENERATOR

This circuit converts a constant voltage from the voltage reference to a constant current of approximately 200 μ A. This current is summed with the signal current at Pin 14 (BW Adjust), to result in a constant 4 mA offset current at $I_{\rm OUT}$. The 4 mA Adj (Pin 6) allows the offset current to be adjusted to any current in the range of 2 mA to 4.8 mA. Pin 9 (4 mA On/Off) can shut off the offset current completely if it is lifted to 3.0 V or more, allowing 0 to 20 mA operation of the AD694. In normal 4–20 mA operation, Pin 9 is connected to ground.

VOLTAGE REFERENCE

A 2 V or 10 V voltage reference is available for user applications, selectable by pin-strapping. The 10 V option is available for supply voltages greater than 12.5 V, the 2 V output is available over the whole 4.5 V - 36 V power supply range. The reference can source up to 5 mA for user applications. A boost transistor can be added to increase the current drive capability of the 2 V mode.

APPLYING THE AD694 said some? V & said hards britist air case.

The AD694 can easily be connected for either dual or single supply operation, to operate from supplies as low as 4.5 V and as high as 36 V. The following sections describe the different connection configurations, as well as adjustment methods.

Table I shows possible connection options.

Table I. Precalibrated Ranges for the AD694

Input Range	Output Range	Voltage Reference	Min V _S	Pin 9	Pin 4	Pin 8
0-2 V	4-20 mA	2 V	4.5 V	Pin 5	Pin 5	Pin 7
0-10 V	4-20 mA	2 V	12.5 V	Pin 5	Open	Pin 7
0-2.5 V	0-20 mA	2 V	5.0 V	≥3 V	Pin 5	Pin 7
0-12.5 V	0-20 mA	2 V	15.0 V	≥3 V	Open	Pin 7
0-2 V	4-20 mA	10 V	12.5 V	Pin 5	Pin 5	Open
0-10 V	4-20 mA	10 V	12.5 V	Pin 5	Open	Open
0-2.5 V	0-20 mA	10 V	12.5 V	≥3 V	Pin 5	Open
0-12.5 V	0-20 mA	10 V	15.0 V	≥3 V	Open	Open

BASIC CONNECTIONS: 12.5 V SINGLE SUPPLY OPERATION WITH 10 V FS

Figure 2 shows the minimal connections required for basic operation with a +12.5~V power supply, 10~V input span, 4-20~mA output span, and a 10~V voltage reference. The buffer amplifier is connected as a voltage follower to drive the $\,V\!I$ converter by connecting FB (Pin 1) to $-{\rm Sig}$ (Pin 2). 4 mA On/Off (Pin 9) is tied to ground (Pin 5) to enable the 4 mA offset current. The AD694 can drive a maximum load $R_{\rm L}=[V_{\rm S}-2~V]/20~mA$, thus the maximum load with a 12.5~V supply is $525~\Omega$.




Figure 2. Minimal Connections for 0-10 V Single-Ended Input, 4-20 mA Output, 10 V Reference Output

AD694

SELECTING A 2 V FULL-SCALE INPUT

The 2 V full-scale option is selected by shorting Pin 4 (2 V FS) to Pin 5 (Common). The connection should be as short as possible; any parasitic resistance will affect the precalibrated span accuracy.

SELECTING THE 2 V VOLTAGE REFERENCE

The voltage reference is set to a 2 V output by shorting Pin 7 to Pin 8 (10 V Force to 2 V Sense). If desired, the 2 V reference can be set up for remote force and sense connection. Keep in mind that the 2 V Sense line carries a constant current of $100~\mu A$ that could cause an offset error over long wire runs. The 2 V reference option can be used with all supply voltages greater than 4.5 V.

An NPN boost transistor can be added in the 2 V mode to increase the current drive capability of the 2 V reference. The 10 V force pin is connected to the base of the NPN, and the NPN emitter is connected to the 2 V sense pin. The minimum V_S of the part increases by approximately 0.7 V.

4.5 V SINGLE SUPPLY OPERATION

For operation with a +4.5 V power supply, the input span and the voltage reference output must be reduced to give the amplifiers their required 2.5 V of head room for operation. This is done by adjusting the AD694 for 2 V full-scale input, and a voltage reference output of 2 V as described above.

GENERAL DESIGN GUIDELINES

A 0.1 μF decoupling capacitor is recommended in all applications from V_S (Pin 13) to Com (Pin 5). Additional components may be required if the output load is nonresistive, see section on driving nonresistive loads. The buffer amplifier PNP inputs should not be brought more than -0.3 V of common, or they will begin to source large amounts of current. Input protection resistors must be added to the inputs if there is a danger of this occurring. The output of the buffer amplifier, Pin 1 (FB), is not short circuit protected. Shorting this pin to ground or V_S with a signal present on the amplifier may damage it. Input signals should not drive Pin 1 (FB) directly; always use the buffer amplifier to buffer input signals.

DRIVING NONRESISTIVE LOADS

The AD694 is designed to be stable when driving resistive loads. Adding a 0.01 μ F capacitor from I_{OUT} (Pin 11) to Com (Pin 5), as shown in Figure 3, insures the stability of the AD694 when driving inductive or poorly defined loads. This capacitor is recommended when there is any uncertainty as to the characteristics of the load.




Figure 3. Capacitor Utilized When Driving Nonresistive Loads; Protection Diodes Used When Driving Inductive Loads

Additional protection is recommended when driving inductive loads. Figure 3 shows two protective diodes, D1 and D2, added to protect against voltage spikes that may extend above $V_{\rm S}$ or below common that could damage the AD694. These diodes should be used in addition to the 0.01 μ F capacitor. When the optional NPN transistor is used, the capacitor and diodes should connect to the NPN emitter instead of Pin 11.

0-20 mA OPERATION and and SA base 124 areastant

A 0-20 mA output range is available with the AD694 by removing the 4 mA offset current with the 4 mA On/Off pin. In normal 4-20 mA operation 4 mA On/Off (Pin 9) is tied to ground, enabling the 4 mA offset current. Tying Pin 9 to a potential of 3 V or greater turns off the 4 mA offset current; connecting Pin 9 to the 10 V reference, the positive supply, or a TTL control pin, is a convenient way to do this. In 0-20 mA mode the input span is increased by 20%, thus the precalibrated input spans of 2 V and 10 V become 2.5 V and 12.5 V. Minimum supply voltages for the two spans increase to 5 V and 15 V.

The 4 mA On/Off pin may also be used as a "jiggle pin" to unstick valves or actuators, or as a way to shut off a 4-20 mA loop entirely. Note that the pin only removes the 4 mA offset and not the signal current.

DUAL SUPPLY OPERATION

Figure 4 shows the AD694 operated in dual supply mode. (Note that the pass transistor is shown for illustration and is not required for dual supply operation.) The device is powered completely by the positive supply which may be as low as 4.5 V. The unique design of the output stage allows the I_{OUT} pin to extend below common to a negative supply. The output stage can source a current to a point 36 V below the positive supply. For example, when operated with a +12.5 V supply, the AD694 can source a current to a point as low as 23.5 V below common. This feature can simplify the interface to dual supply D/A converters by eliminating grounding and level-shifting problems while increasing the load that the transmitter is able to drive. Note that the I_{OUT} pin is the only pin that should be allowed to extend lower than -0.3 V of common.

OPERATION WITH A PASS TRANSISTOR

The AD694 can operate as a stand-alone 4–20 mA converter with no additional active components. However, provisions have been made to connect $I_{\rm OUT}$ to the base of an external NPN pass transistor as shown in Figure 4. This permits a majority of the power dissipation to be moved off-chip to enhance performance and extend the temperature range of operation. Note that the positive output voltage compliance is reduced by approximately 0.7 V, the $V_{\rm BE}$ of the pass device. A 50 Ω resistor should be added in series with the pass transistor collector, when the AD694 is operated with dual supplies, as shown in Figure 4. This will not reduce the voltage compliance of the output stage.

The external pass transistor selected should have a BV_{CEO} greater than the intended supply voltage with a sufficient power rating for continuous operation with 25 mA current at the supply voltage. Ft should be in the 10 MHz to 100 MHz range and β should be greater than 10 at a 20 mA emitter current. Heat sinking the external pass transistor is suggested.




Figure 4. Using Optional Pass Transistor to Minimize Self-Heating Errors; Dual Supply Operation Shown

POWER DISSIPATION CONSIDERATIONS

The AD694 is rated for operation over its specified temperature without the use of an external pass transistor. However, it is possible to exceed the absolute maximum power dissipation, with some combinations of power supply voltage and voltage reference load. The internal dissipation of the part can be calculated to determine if there is a chance that the absolute maximum dissipation may be exceeded. The die temperature must never exceed 150°C.

Total power dissipation (P_{TOT}) , is the sum of power dissipated by the internal amplifiers, P (Standing), the voltage reference, P (V_{REF}) and the current output stage, $P(I_{OUT})$ as follows:

$$P_{TOT} = P (Standing) + P (V_{REF}) + P (I_{OUT})$$

where:

$$P(Standing) = 2 \text{ mA} (\text{max}) \times V_S$$

$$P(V_{REF}) = (V_S - V_{REF}) \times I_{VREF}$$

 $P(I_{OUT}) = (V_S - V_{OUT}) \times I_{OUT}$ (max):

 $I_{OUT}\left(max \right)$ may be the max expected operating current, or the overdriven current of the device.

 $P\left(I_{OUT}\right)$ drops to (2 Volts \times $I_{OUT})$ if a pass transistor is used.

Definitions:

 $V_{REF} =$ output voltage of reference

 I_{VREF} = output current of reference

 $V_{\rm S}$ = supply voltage

 V_{OUT} = voltage at I_{OUT} pin.

An appropriate safety factor should be added to PTOT.

The junction temperature may be calculated with the following formula:

$$T_{\mathcal{I}} = P_{TOT} \left(\theta_{\mathcal{I}C} + \theta_{CA} \right) + T_{AMBIENT}$$

 θ_{JC} is the thermal resistance between the chip and the package (case), θ_{CA} is the thermal resistance between the case and its surroundings and is determined by the characteristics of the thermal connection of the case to ambient.

For example, assume that the part is operating with a V_s of 24 V in the cerdip package at 50°C, with a 1 mA load on the 10 V reference. Assume that $I_{\rm OUT}$ is grounded and that the max $I_{\rm OUT}$ would be 20 mA. The internal dissipation would be:

$$P(_{TOT}) = 2 \text{ mA} \times 24 \text{ V} + (24 \text{ V} - 10 \text{ V}) \times 1 \text{ mA} + (24 \text{ V} - 0 \text{ V}) \times 20 \text{ mA}$$

= 48 mW + 14 mW + 480 mW = 542 mW

Using θ_{JC} of 30°C/Watt and θ_{CA} of 70°C/Watt, (from spec page) the junction temperature is:

$$T_7 = 542 \text{ mW} (30^{\circ}\text{C/W} + 70^{\circ}\text{C/W}) + 50^{\circ}\text{C} = 104.2^{\circ}\text{C}$$

The junction temperature is in the safe region.

Internal power dissipation can be reduced either by reducing the value of θ_{CA} through the use of air flow or heat sinks, or by reducing $P(_{TOT})$ of the AD694 through the use of an external pass transistor. Figure 5 shows the maximum case and still air temperatures for a given level of power dissipation.




Figure 5. Internal Power Dissipation in mW

ADJUSTMENT PROCEDURES

The following sections describe methods for trimming the output current offset, the span and the voltage reference.

ADJUSTING 4 mA ZERO

The 4 mA zero current may be adjusted over the range of 2 mA to 4.8 mA to accommodate large input signal offsets, or to allow small adjustment in the zero current. The zero may be adjusted by pulling up or down on Pin 6 (4 mA Adj) to increase or decrease the nominal offset current. The 4 mA Adj. (Pin 6) should not be driven to a voltage greater than 1 V. The arrangement of Figure 6 will give an approximately linear adjustment of the 4 mA offset within fixed limits. To find the proper resistor values, first select X, the desired range of adjustment as a fraction of 4 mA. Substitute this value in the appropriate formula below along with the chosen reference output voltage ($V_{\rm REF}=2$ V or 10 V usually), to determine the resistor values required.

$$R_P = 180 \Omega (1/X - 4.5)$$

$$R_F = 500 \Omega [(V_{REF} / 1.22 V) - 0.18 - 0.82X][1/X - 4.5]$$

These formulae take into account the $\pm 10\%$ internal resistor tolerance and ensure a minimum adjustment range for the 4 mA offset. For example, assume the 2 V reference option has been selected. Choosing X=0.05; gives an adjustment range of $\pm 5\%$ of the 4 mA offset.

$$\begin{array}{l} R_P = 180 \ \Omega \ (1/0.05 - 4.5) = 2.79 \ k\Omega \\ R_F = 500 \ \Omega \ [(2 \ V \ / \ 1.22) - 0.18 - 0.82 \times 0.05][1/0.05 - 4.5] \\ = 10.99 \ k\Omega \end{array}$$

These can be rounded down to more convenient values of 2.5 k Ω and 9.76 k Ω . In general, if the value of $R_{\rm P}$ is rounded down slightly, the value of $R_{\rm F}$ should be rounded down proportionately and vice versa. This helps to keep the adjustment range symmetrical.




Figure 6. Optional 4 mA Zero Adjustment

ADJUSTING SPAN FOR 10 V FS

When the AD694 is configured with a 10 V input full-scale the span maybe adjusted using the network shown in Figure 7. This scheme allows an approximately linear adjustment of the span above or below the nominal value. The span adjustment does not interact with the 4 mA offset. To select R_S and R_{T_2} choose




Figure 7. Span Adjustment, 10 V Full Scale

X, the desired adjustment range as a fraction of the span. Substitute this value in the appropriate formula below.

$$R_T = 1.8 k\Omega ((1 - X) / X)$$

$$R_S = 9 k\Omega [1 - 0.2 (1 + X)(1 - X)] / 2X$$

These formulae take into account the $\pm 10\%$ absolute resistor tolerance of the internal span resistors and ensures a minimum adjustment range of the span. For example, choosing the adjustment range to be $\pm 2\%$, or 0.02 gives:

$$R_T = 1.8 \ k\Omega((1-0.02) / 0.02) = 88.2 \ k\Omega$$

$$R_S = 9 \ k\Omega \ [1-0.2 \ (1+0.02) (1-0.02)] / (2 \times 0.02) = 175.5 \ k\Omega$$

These values can be rounded up to the more convenient values of $100~\text{k}\Omega$ and $198~\text{k}\Omega$. In general, if R_T is rounded up, then the value of R_S should be rounded up proportionally and vice versa.

ADJUSTING SPAN FOR 2 V FS

The precalibrated 2 V full-scale range requires a different adjustment scheme due to the single supply nature of the AD694. Figure 8 shows an adjustment scheme that allows an approximately linear adjustment of the 2 V span plus or minus the nominal value. The span adjustment does not affect the value of the 4 mA offset current.

To find the proper resistor values first select X, the desired range of adjustment as a fraction of the output span. Substitute this value into the following formulae:

$$R_A = 2 \times X \times R_B$$
 where R_B is greater than 5 K $R_C = (2.75 \ k\Omega \times X) \ / \ (1 - 0.275 X)$

These formulae take into account the $\pm 10\%$ absolute tolerance of the internal span resistors and ensure a minimum adjustment range.

For example, choosing the adjustment range to be $\pm 320~\mu A$ of FS or, $\pm 2\%$, let X=0.02. Thus:

Setting
$$R_B = 10$$
 K, then $R_A = 2(.02) \times 10 \text{ k}\Omega = 400 \Omega$
 $R_C = (2.75 \text{ k}\Omega \times 0.02)/(1 - 0.275 \times (0.02)) = 55.3 \Omega$

The value of $R_{\rm C}$ can be rounded to the more convenient values of 49.9 Ω . In general, if $R_{\rm A}$ is rounded up, then $R_{\rm C}$ should be rounded up proportionally and vice versa; rounding up will increase the range of adjustment.




Figure 8. Span Adjustment, 2 V Full Scale

PROGRAMMING OTHER SPANS

There are two methods for programming input spans less than 10 V. The first decreases the input span by programming a noninverting gain into the buffer amplifier. For example, to achieve an input span of 0-5 V, the AD694 is set in its 10 V full-scale mode and the buffer amplifier is configured with a noninverting gain of 2 by adding 2 resistors. Now a 5 V signal at +Sig results in a 10 V full-scale signal at FB (Pin 1), the input to the V/I. This method requires that the V/I be programmed to a 10 V full scale for input spans between 2 V to 10 V. It should be programmed to a 2 V full scale if input spans of less than 2 V are required. This adjustment scheme makes the accuracy of the span adjustment dependent upon the ratio accuracy of the required gain resistors. Thus, it is possible to accurately configure spans other than 2 V or 10 V without using trimming potentiometers, given that the resistor ratios are sufficiently accurate. A supply voltage of 12.5 V is required for spans between 2 V and 10 V. Spans below 2 V require a V_s of 4.5 V or greater.

A second method, allows other spans of less than 10 V to be programmed when supply voltage is less than 12.5 V. Since the AD694 amplifiers require 2.5 V of headroom for operation, a 5 V full-scale input is possible with a 7.5 V supply. This is achieved by placing a resistor, in parallel with R2, (2 V FS (Pin 4) to Com (Pin 5)), to adjust the transconductance of the V/I converter without a headroom penalty. A disadvantage of this method is that the external resistor must match the internal resistor in a precise manner, thus a span trim will be required. The value should be chosen to allow for the $\pm 10\%$ uncertainty in the absolute value of the internal resistor R2.

ADJUSTING REFERENCE OUTPUT

Figure 9 shows one method of making small adjustments to the 10~V reference output. This circuit allows a linear adjustment range of $\pm 200~mV$. The 2~V reference may also be adjusted but only in the positive direction.

Other reference voltages can be programmed by adding external resistors. For example, a resistor placed in parallel with R5 can be added to boost the reference output as high as 20 V. Conversely, a resistor in parallel with R6 can be used to set the reference voltage to a value between 2 V and 10 V. The output voltage $V_{\rm REF}=2~V~(R6+R5)\,/~R5.$ In choosing external adjustment resistors remember that the internal resistors, while ratio matched to a high degree of accuracy, have an absolute resistor tolerance of only $\pm 10\%.$ Be prepared to compensate for this if a precise voltage other than the precalibrated values of 2 V or 10 V is required.




Figure 9. 10 V Reference Output Adjustment

BANDWIDTH CONTROL

The bandwidth of the AD694 can be limited to provide noise filtering. This is achieved by connecting an external capacitor from BW ADJ (Pin 14) to V_S (Pin 13) as shown in Figure 10. To program the bandwidth, substitute the desired bandwidth in Hz, into the formula below to determine the required capacitor.

$$C = 1 \text{ farad Hz } \Omega / (2 \pi 900 \Omega BW)$$

The bandwidth chosen will vary $\pm 10\%$ due to internal resistor tolerance, plus an additional amount due to capacitor tolerance.

This method of bandwidth control is not recommended as a way to filter large high frequency transients in the input signal. It is recommended that frequencies greater than the BW of the buffer amplifier be eliminated with an input filter to avoid rectification of noise by the input amplifiers.




Figure 10. Noise Filtering with an External Capacitor

AD694

BUFFER AMPLIFIER OFFSET ADJUST

The buffer amplifier input voltage offset has been laser trimmed to a high degree of accuracy; however, there may be occasions when an offset trim is desired. Figure 11 shows the adjustment method; a trim range of greater than ± 2.5 mV is available with this scheme. It is not recommended that this adjustment method be used to affect the 4 mA offset current as the trim will induce offset drift into the buffer amplifier. The buffer amplifier will drift approximately $1\mu V/^{\circ}C$ for each 300 μV of induced offset. To adjust the 4 mA offset current refer to the section "AD-IUSTING ZERO."




Figure 11. Buffer Amplifier Vos Adjustment

ALARM CIRCUIT

The AD694 has an alarm circuit which warns of open circuit conditions at $I_{\rm OUT}$ (Pin 11), or of attempts to drive the voltage at $I_{\rm OUT}$ higher than $V_{\rm S}{=}2$ V. The alarm transistor will pull down if an out of control condition is sensed. The alarm current is limited to about 20 mA.

Figure 12 shows a typical application. In a digital/analog system the alarm can provide a TTL signal to a controller. The collector of the alarm transistor is tied to the system logic supply through a 20 k Ω pull-up resistor. The alarm is off in normal operation and the voltage at the alarm pin is high. In the event that the wire from I_{OUT} (Pin 11) is opened, or if a large input overdrive forces I_{OUT} too close to V_S , then the alarm pin is driven low. This configuration is compatible with CMOS or TTL logic levels. The alarm transistor can also be used to directly drive an LED or other indicators.




Figure 12. Using the Alarm to Drive a TTL Gate

APPLICATIONS

CURRENT OUTPUT DAC INTERFACE

The AD694 can be easily interfaced to current output DACs such as the AD566A to construct a digital to 4-20 mA interface as shown in Figure 13. The AD694 provides the voltage reference and the buffer amplifier necessary to operate the DAC. Only simple connections are necessary to construct the circuit. The 10 V reference of the AD694 supplies reference input of the AD566. The buffer amplifier converts the full-scale current to +10 V utilizing the internal resistors in the DAC; therefore the AD694 is configured for a 10 V full-scale input. A 10 pF capacitor compensates for the 25 pF output capacitance of the DAC. An optional 100 Ω trim resistor, (R_T), allows the full-scale to be trimmed, a 50 Ω resistor may be substituted if a trim is not required; accuracy will be typically ±1 LSB and the trim does not affect the 4 mA offset. Care should be taken in managing the circuit grounds. Connections from AD694 Pins 9, 3 and AD566 Pins 3 and 7 should be as short as possible and to a single point close to Pin 5 of the AD694. Best practice would have separate connections to the star ground from each pin; this is essential

for the AD566 power ground from Pin 12. The 4–20 mA output (Pin 11) must have a return path to the power ground. The return line from the load may be connected to the power ground, or to the -15 V supply based upon the size of the load to be driven, and on power dissipation considerations.

SINGLE SUPPLY DIGITAL TO 4-20 mA INTERFACE

A 12 bit input to 4–20 mA output interface can be constructed that operates on a single 15 V supply. The DAC is operated in its voltage switching mode; this allows the DAC, when supplied with a voltage reference of less than 2.5 V, to provide an output voltage that is proportional to the digital input code and ranges from 0 V to V_{REF}. The AD694 voltage reference is connected to supply 2 V and the input stage is set to a 2 V full scale; the input buffer amplifier serves to buffer the voltage output from the DAC. Connected in this manner a full-scale DAC input code will result in a 20 mA output and an all 0 code will result in a 4 mA output. The loading on the AD694 voltage reference is




Figure 13. Digital to 4-20 mA Interface Using a Current Steering DAC




Figure 14. Single Supply Digital Input to 4-20 mA Output

code dependent, and the response time of the circuit will be determined by the reaction of the voltage reference. The supply voltage to the AD7541A should be kept close to 15 V. If $V_{\rm S}$ is reduced significantly from 15 V the differential nonlinearity of the DAC will increase and the linearity will be degraded.

In some applications it is desirable to have some under-range and over-range in the 4–20 mA output. For example, assume an over and under range capability of $\pm 5\%$ of span is needed, then the output current range corresponding to the full scale of the DAC is 3.2 mA to 20.8 mA. To accomplish this, the span of the AD694 would be increased 10% to 17.6 mA by adding a noninverting gain of 1.1 to the buffer amplifier. The 4 mA offset would then be reduced by 0.8 mA, by utilizing the adjustment scheme explained in "Adjusting 4 mA Zero." Then a digital input from all zero code to full scale would result in an output current of 3.2 mA to 20.8 mA.

LOW COST SENSOR TRANSMITTER

Sensor bridges typically output differential signals in the 10 mV to 100 mV full-scale range. With an AD694, a dual op amp, and some resistors, an instrumentation amplifier front end can be added which easily handles these types of low level signals.

The traditional 3 op amp instrumentation amplifier is built using an AD708, dual op amp for the front end, and the AD694's buffer amplifier is used for the subtractor circuit, as shown in Figure 15. The AD694's 2 V reference is used to provide a "ground" of 2 V that insures proper operation of the in amp over a wide common mode range. The reference pin of the subtractor circuit is tied to the 2 V reference (point C). A 2 k Ω pull-down resistor insures that the voltage reference will be able to sink any subtractor current. The 2 V FS (Pin 4) is attached to the 2 V reference; this offsets the input range of the V/I converter 2 volts positive, to match the "ground" of the in amp.




Figure 15. Low Cost Sensor Transmitter

The AD694 will now output a 4–20 mA output current for a 0 to 2 V differential swing across V_A . The gain of the in amp front end is adjusted so that the desired full-scale input signal at $V_{\rm IN}$ results in a V_A of 2 V. For example a sensor that has a 100 mV full scale will require a gain of 20 in the front end. The gain is determined according to the equation:

$$G = [2R_S / Rg] + 1$$

The circuit shown, will convert a positive differential signal at $V_{\rm IN}$ to a 4–20 mA current. The circuit has common-mode range of 3 V to 8 V. The low end of the common-mode range is limited by the AD708's ability to pull down on $R_{\rm S}$. A single supply

amplifier could be used instead to extend the common-mode range down to about 1.5 V.

As shown, the circuit handles positive differential signals, $(V_{\rm IN}$ positive). To handle bipolar differential signals $(V_{\rm IN}$ is positive or negative), the reference pin of the in amp (point C) must be offset positively from the 2 V reference. For example, disconnected point C from the 2 V reference and connecting it to a 3 V source would result in a $V_{\rm A}$ of 1 V, (or half scale) for a zero volt differential input from the sensor.

REV. A

1B21

FEATURES

Wide Input Range: 0-1V to 0-10V High CMV Isolation: 1500V rms

Programmable Output Ranges: 4mA to 20mA

0 to 20mA

Load Resistance Range: 0 to 1.35kΩ max

High Accuracy

Low Offset Tempco: ±300nA/°C Low Gain Tempco: ±50ppm/°C Low Nonlinearity: ±0.02% High CMR: 90dB min

Small Package: 0.7" × 2.1" × 0.35"

Meets IEEE STD 472: Transient Protection (SWC)

APPLICATIONS

Multichannel Process Control D/A Converter – Current Loop Interface Analog Transmitters and Controllers Remote Data Acquisition Systems


GENERAL DESCRIPTION

The 1B21 is an isolated voltage-to-current converter that incorporates a unique circuit design utilizing transformer based isolation and automated surface mount manufacturing technology. It provides an unbeatable combination of versatility and performance in a compact plastic package. Designed for industrial applications, it is especially suited for harsh environments with extremely high common-mode interference.

Functionally, the V/I converter consists of four basic sections: input conditioning, modulator, demodulator and current source (1B21 Functional Block Diagram). The input is a resistor pro-

grammable gain stage that accepts a 0-1V to 0-10V voltage input. This maps into a 0 to 20mA output or can be offset by 20% using the internal reference for 4mA to 20mA operation. The high level signal is modulated and passed across the barrier which provides complete input to output galvanic isolation of 1500V rms continuous by the use of transformer coupling techniques. Nonlinearity is an excellent $\pm\,0.05\%$ max.

FUNCTIONAL BLOCK DIAGRAM



Designed for multichannel applications, the 1B21 requires an external loop supply and can accept up to 30V max. This would provide a loop compliance of 27V, which is sufficient to drive a 1.35k Ω load resistance.

The 1B21 is fully specified over -25° C to $+85^{\circ}$ C and operates over the industrial (-40° C to $+85^{\circ}$ C) temperature range.

DESIGN FEATURES AND USER BENEFITS

High CMV Isolation: The 1B21 features high input to output galvanic isolation to eliminate ground loops and offer protection against damage from transients and fault voltages. The isolation barrier will withstand continuous CMV of 1500V rms and meets the IEEE Standard for Transient Voltage Protection (STD 472-SWC).

Small Size: The 1B21 package size (0.7"×2.1" DIP) makes it an excellent choice in multichannel systems for maximum channel density. The 0.35" height also facilitates applications with limited board clearance.

Ease of Use: Complete isolated voltage-to-current conversion with minimum external parts required to get a conditioned current signal. No external buffers or drivers are required.

1B21—SPECIFICATIONS (typical at $+25^{\circ}$ C and $V_s = \pm 15V$ unless otherwise noted)

Model	1B21AN	OUTLINE DIMENSIONS
INPUT SPECIFICATIONS Input Range Full-Scale Input Input Bias Current	0 to + 10V + 1V min to + 10V max ± 30pA (± 400pA max)	Dimensions shown in inches and (mm.
OUTPUT SPECIFICATIONS Current Output Range Load Compliance at V _{LOOP} = 30V Max Output Current @ Input Overload Output Noise, 100Hz Bandwidth	4mA to 20mA, 0 to 20mA 27V min 25mA 1μAp-p	2.10 (2.54) 0.018 (0.48 SQ. PIN
NONLINEARITY (% of Span)	$\pm 0.02\% (\pm 0.05\% \text{max})$	Bar Ortas, For O . MAX self constalcon bso
ISOLATION CMV, Input to Output Continuous CMR, @ 60Hz Transient Protection ACCURACY	1500V rms 90dB min IEEE-STD 472 (SWC)	AC1060 MATING SOCKET
Warm-Up Time to Rated Performance Total Output Error $@+25^{\circ}\text{C}$ (Untrimmed) Offset $(V_{IN}=0V)^{I}$ Span $(V_{IN}=+10V)$ vs. Temperature $(-25^{\circ}\text{C}$ to $+85^{\circ}\text{C})$ Offset 2 Span	5 min ± 100μA ± 0.6% FSR ± 300nA/°C ± 50ppm/°C	
REFERENCE OUTPUT		PIN FUNCTION
Voltage Output Error Temperature Coefficient	+ 6.4V dc ± 1.5% max ± 20ppm/°C max	1 OUTHI 17 IN 18 FB
DYNAMIC RESPONSE Settling Time to 0.1% of F.S. for 10V Step Small Signal Bandwidth		s villnessey h 20 min m+15V
POWER SUPPLY Input Side Operating Voltage Quiescent Current + 15V Supply - 15V Supply Power Supply Rejection Loop Side Operating Voltage Maximum Current	± 15V ± 5% 10mA 5mA ± 0.01%/V + 15V to +30V 25mA	more would be seen to consist of four his fidential, modulator, demodulator and cur his fidential, modulator, demodulator and cur citional Block Diagram). The input is a resistent maps: into a 0 to 20mA output or can be of a terral reference for #mA to 20mA operation is is modulated and passed across the barriplete input to output galvanic isolation of 1.
ENVIRONMENTAL Temperature Range Rated Performance Operating Storage Relative Humidity, Noncondensing	- 25°C to + 85°C - 40°C to + 85°C - 40°C to + 85°C 0 to 95% @ + 60°C	y, the use of transformer coupling techniquicellent ± 0.05% max.
CASE SIZE	0.7"×2.1"× 0.35" (17.8×53.3×8.9)mm	


 $^{^{2}}$ For 0-20mA mode. For 4-20mA mode an additional 60μ A is contributed by the \pm 1.5% reference error on the 4mA output. 2 For a complete discussion of the temperature effects of the offset resistor and reference refer to "Using the 1B21" section.

Specifications subject to change without notice.

1/2/1/2

INSIDE THE 1B21

Referring to the functional block diagram, the ± 15 V power inputs provide power to both the input side circuitry and the power oscillator. The 25kHz power oscillator provides both the timing information for the signal modulator and drives transformer T2 for the output side power supplies. The secondary winding of T2 is full wave rectified and filtered to create the output side power.



1B21 Functional Block Diagram

The input stage is configured as an inverting amplifier with three user supplied resistors for gain, offset and feedback. The conditioned signal is modulated to generate a square wave with a peak-to-peak amplitude proportional to $V_{\rm IN}$. This signal drives the signal transformer T1. An internal reference with a nominal output voltage of +6.4V and tempco of $\pm\,20{\rm ppm}/^{\circ}{\rm C}$ is provided to develop a 4mA offset for 4mA to 20mA current loop applications.

After passing through signal transformer T1, the amplitude modulated signal is demodulated and filtered by a single pole filter. Timing information for the output side is derived from the power transformer T2. The filtered output provides the control signal for the voltage-to-current converter stage. An external power supply is required in series with the load to complete the current loop.

USING THE 1B21

Input Configurations: The 1B21 has been designed with a flexible input stage for a variety of input and output ranges. The basic interconnection for setting gain and offset is shown in Figure 1. The output of the internal amplifier is constrained to 0 to -5V, which maps into 0 to 20mA across the isolation barrier. Thus to create a 4mA offset at the output, the input amplifier has to be offset by 1V.

For example, for 0 to 20mA operation the transfer function for the input stage is:

$$5/V_{IN} = R_F/R_I$$

and no offset resistor is needed. For 4mA to 20mA operation we get:

$$4/V_{IN} = R_F/R_I$$

which maps the input voltage into a 4V span. To create a 1V offset at the output of the internal amplifier (4mA at the output of the 1B21) a current derived from the reference can be fed into the summing node. The offset resistor (for a 1V output offset) will be given by the equation: $R_{\rm O}=6.4R_{\rm F}.$ For most applications it is recommended that $R_{\rm F}$ be in the 25k Ω \pm 20% range. Resistor values for typical input and output ranges are shown in Table I.




Figure 1. Basic Interconnections

Input Volts	Output mA	R _I kΩ	R_F $k\Omega$	R _O kΩ
0-5	0-20	25	25	Open
0-10	0-20	50	25	Open
0-5	4-20	25	20	128
0-10	4-20	50	20	128
1-5	4-20	25	25	Open

Table I. Resistor Values for Typical Ranges

Adjustments: Figure 2 is an example of using potentiometers for trimming gain and offset for a 0-5V input and 0 to 20mA output. The network for offset adjustment keeps the resistors relatively small to minimize noise effects while giving a sensitivity of $\pm\,1\%$ of span. For more adjustment range, resistors smaller than 274k can be used. Resistor values from Table I can be substituted for other input and output ranges.

In general, any bipolar voltage can be input to the 1B21 as long as it is offset to meet the 0 to -5V constraint of the modulator and the input signal range is 1V minimum.




Figure 2. Offset and Span Adjustment

TC Considerations of External Resistors: The specifications for gain and offset temperature coefficient (TC) for the 1B21 exclude the effects of external components. The total gain TC for the circuit in Figure 1 is:

 $\label{eq:GainTC} Gain\ TC\ =\ 1B21\ Gain\ TC\ +\ (Tracking\ TC\ of\ R_F\ and\ R_I)$ The offset TC is also affected by the thermal stability of the internal voltage reference and its contribution is:

 $\label{eq:RefTC} Ref\ TC = (V_{REF})(R_F/R_O)(4mA/V)(TC\ of\ V_{REF}\ + \\ Tracking\ TC\ of\ R_F\ and\ R_O)/1\times 10^6$

Total Offset TC = 1B21 Offset TC + Ref TC

Specifically using R_F , R_I and R_O from Case 3 in Table I, with absolute TCs of ± 25 ppm/°C we get:

Gain TC =
$$50 + (25+25) = 100 ppm/^{\circ}C$$

Offset TC = $300 + (6.4V)(20k/128k)(4mA/V)(20 + 25 + 25)/120(20k/128k)$
 1×10^{6}
= $\pm 580 nA/^{\circ}C$

Similarly, when using a resistor network with a tracking spec of $\pm 5 \text{ppm/}^{\circ}\text{C}$, the total gain TC would be $\pm 55 \text{ppm/}^{\circ}\text{C}$ and the total offset TC would be $\pm 400 \text{nA/}^{\circ}\text{C}$.

APPLICATIONS

Output Protection: In many industrial applications it may be necessary to protect the current output from accidental shorts to ac line voltages in addition to high common-mode voltages and short circuits to ground. The circuit shown in Figure 3 can be used for this purpose. The maximum permissible load resistance will be lowered by the fuse resistance (typically 8Ω) when protection circuitry is utilized.




Figure 3. Output Protection Circuitry

Low Drift Input Network: Figure 4 shows a configuration suitable for applications where errors have to be minimized over a wide temperature range. A temperature tracking network such as a 50k Beckman (PN 698-3R50KD) can be used to implement both offset and gain for either 0 to 20mA or 4mA to 20mA current loops. For 0-10V signals either IN1 or IN2 can be used for input. For 0-5V signals, jumper IN1 to IN2. Similarly, for 4mA to 20mA operation the 4mA node should be jumpered to OFFSET, while for 0 to 20mA it should be tied to COM.




Figure 4. Low Tempco Resistor Network Configuration

Multiloop Isolation: Multiple 1B21s can be connected to a single loop supply in parallel as shown in Figure 5. The amperage of the loop supply should be sufficient to drive all the loops at full-scale output.




Figure 5. Multiple 1B21s with Single Loop Supply

1B22

FEATURES

Internal Isolated Loop Supply Drives 1000 Ω Load Pin Programmable Inputs: 0 to +5 V or 0 to +10 V Pin Programmable Outputs: 4 to 20 mA or 0 to 20 mA High CMV Isolation: 1500 V RMS

Normal Mode Output Protection: 240 V RMS

High Accuracy

Low Offset Tempco: ±300 nA/°C Low Gain Tempco: ±50 ppm/°C Low Nonlinearity: ±0.02% High CMR: 90 dB min Small Package: 1.0"×2.10"×0.35"

Meets IEEE STD 472: CMV Transient Protection (SWC)

APPLICATIONS

Multichannel Process Control
D/A Converter – Current Loop Interface
Analog Transmitters and Controllers
Remote Data Acquisition Systems

GENERAL DESCRIPTION


The 1B22 is an isolated voltage-to-current converter that incorporates transformer isolation to achieve high performance and automated surface mount manufacturing for low cost and increased reliability. Designed for industrial applications, it is especially suited for harsh environments with extremely high common mode interference. With programmable inputs and outputs, the 1B22 provides an unbeatable combination of versatility and performance in a compact plastic package.

Functionally, the V/I converter consists of four basic sections: input conditioning, modulator/demodulator, isolated loop supply and current source (Figure 1). The 1B22 is pin programmable for 0 to +5 V or 0 to +10 V inputs and 0 to 20 mA or 4 to 20 mA outputs using an internal resistor network. It can also be set by an external resistor to accept 0 to +1 V to 0 to +10 V inputs. Transformer coupling provides 1500 V rms galvanic isolation between the inputs and the current loop. Nonlinearity is an excellent $\pm 0.05\%$ max.

Loop power is generated internally through a dc/dc converter and is also isolated from the input side (1500 V rms). Loop compliance voltage is dependent on the voltage supplied to the 1B22, and with $V_{\rm LOOP}=28$ V, it is sufficient to drive a 1000 Ω load.

The 1B22 is fully specified over -25° C to $+85^{\circ}$ C and operates over the industrial (-40° C to $+85^{\circ}$ C) temperature range.

FUNCTIONAL BLOCK DIAGRAM




DESIGN FEATURES AND USER BENEFITS

Isolated Loop Power: Internal loop supply completely isolates the loop from the input terminals (1500 V rms) and provides the capability to drive 0 to 1000 Ω loads. This eliminates the need for an external dc/dc converter.

Ease of Use: The 1B22 offers complete isolated voltage-tocurrent conversion with minimum external parts required to get a conditioned current signal. No external buffers or drivers are required.

High CMV Isolation: The 1B22 features high input to output galvanic isolation to eliminate ground loops and offer protection against damage from transients and fault voltages. The isolation barrier will withstand continuous CMV of 1500 V rms and meets the IEEE Standard for Common Mode Voltage Transient Protection (STD 472-SWC).

Small Size: The 1B22 package size (1.0"×2.1" DIP) makes it an excellent choice in multichannel systems for maximum channel density. The 0.35" height also facilitates applications with limited board clearance.



INSIDE THE 1B22

The 1B22 produces an isolated 4 to 20 mA or 0 to 20 mA output current which is proportional to the input voltage and independent of the output load resistance (Figure 1). The input stage is configured as an inverting amplifier with a resistor network to provide pin-strappable input ranges of 0 to +5 V and 0 to +10 V and output ranges of 0 to 20 mA and 4 to 20 mA. The conditioned signal is modulated to generate a square wave that drives transformer T1. The peak-to-peak amplitude of the signal is proportional to $V_{\rm IN}$. An internal, high stability reference with a nominal output voltage of +6.4 V is used to develop a 4 mA offset for the 4 to 20 mA current loop output.




Figure 1. 1B22 Functional Block Diagram

After passing through signal transformer T1, the amplitude modulated signal is demodulated and filtered by a single pole filter. This filtered output is the control signal for the voltage-to-current converter stage. Timing information for the demodulator is derived from the power transformer T2. The 1B22 outputs are protected from accidental shorts to ac line voltages up to 240 V rms. Combined with 1500 V input to output isolation, the 1B22 provides unbeatable protection against transients, wiring errors and current loop short circuits to power lines.

The dc-dc converter consists of a power driver, power transformer T2, a full wave rectifier and a filter. The dc-dc converter provides the power for the output circuitry as well as the isolated compliance voltage for the loop. This voltage is proportional to $V_{\rm LOOP}$ on the input side. The 1B22 requires ± 15 V supplies to power the input side circuitry and a ± 14 V to ± 30 V supply for the dc-dc converter.

USING THE 1B22

Basic Interconnections: The 1B22 may be applied to achieve rated performance as shown in Figure 2. For 0 to 10 V signals either IN1 or IN2 can be used for input; for 0 to +5 V signals jumper IN1 to IN2. Similarly, for 4 to 20 mA operation the 4 mA OFFSET node should be jumpered to the S. NODE, while for 0 to 20 mA it should be tied to COM. Figure 3 shows the functional diagram of the resistor network used in the 1B22.

For applications where a separate loop supply is not available, the $\pm 15~V$ supplies can be used by connecting +15~V to $V_{\rm LOOP}$ (Pin 24) and COM to P.COM (Pin 25). For additional compliance voltage, P.COM can be connected to -15~V to drive higher loads.




Figure 2. Basic Interconnections




Figure 3. Internal Resistor Network

Optional Trim Adjustments: Figure 4 is an example of using potentiometers for trimming gain and offset for a 0 to +10 V input and 4 to 20 mA output. The network for offset adjustment keeps the resistors relatively small to minimize noise effects while giving a sensitivity of $\pm 1\%$ of span. For more adjustment range, resistors smaller than 274 k Ω can be used.




Figure 4. Optional Offset and Span Adjustment

Synchronizing Multiple 1B22s: In applications where multiple 1B22s are used in close proximity, radiated individual oscillator frequencies may cause "beat frequency" related output errors. These errors can be eliminated by driving the SYNC pins of all the units with a 40 kHz clock circuit at 50% duty cycle (Figure 5). The SYNC input typically has an input impedance of 150 k Ω |180 pF.




Figure 5. Multiple 1B22s' Synchronization

Loop Supply Requirements: The 1B22 design allows flexible loop supply options. The loop supply voltage required for any value of load resistance can be calculated from the following equation:

$$V_{LOOP} = \frac{2R_L + 780}{106}$$

This value allows for approximately 10% overrange capability. The graph in Figure 6 shows the relationship between supply voltage and load resistance.




Figure 6. Loop Supply vs. Load

APPLICATIONS

Isolated D/A Converter: The 1B22 offers total ground isolation and protection from high voltage transients in interfacing D/A converters to standard 4 to 20 mA current loops. The D/A converter, such as the Analog Devices' 12-bit AD7245 DACPORT™, should be connected for operation on the unipolar 0 to +10 V output range. This is shown in Figure 7.




Figure 7. D/A Converter - Isolated 4-20 mA Interface

Pressure Transmitter: In Figure 8, the 1B22 is used in a pressure transmitter application to provide complete input-output isolation and avoid signal errors due to ground loop currents. The process pressure is monitored with a strain gage type pressure transducer interfaced by the Analog Devices' 1B32 transducer signal conditioner. The high level voltage output of the 1B32 is converted to the isolated 4 to 20 mA current for transmission to a remote recorder or indicator.




Figure 8. Isolated Pressure Transmitter

1**B**31

FEATURES

Low Cost

Complete Signal-Conditioning Solution Small Package: 28-Pin Double DIP Internal Half-Bridge Completion Resistors Remote Sensing

High Accuracy

Low Drift: ±0.25μV/°C Low Noise: 0.3μV p-p

Low Nonlinearity: ±0.005% max

High CMR: 140dB min (60Hz, G=1000V/V)
Programmable Bridge Excitation: +4V to +15V
Adjustable Low Pass Filter: f_C = 10Hz to 20kHz

APPLICATIONS

Measurement of: Strain, Torque, Force, Pressure Instrumentation: Indicators, Recorders, Controllers

Data Acquisition Systems Microcomputer Analog I/O

GENERAL DESCRIPTION


Model 1B31 is a high performance strain gage signal-conditioning component that offers the industry's best price/performance solution for applications involving high-accuracy interface to strain gage transducers and load cells. Packaged in a 28-pin double DIP using hybrid technology, the 1B31 is a compact and highly reliable product. Functionally, the signal conditioner consists of three sections: a precision instrumentation amplifier, a two-pole low pass filter, and an adjustable transducer excitation.

The instrumentation amplifier (IA) section features low input offset drift of $\pm 0.25 \mu \text{V/°C}$ (RTI, G=1000V/V) and excellent nonlinearity of $\pm 0.005\%$ max. In addition, the IA exhibits low noise of $0.3 \mu \text{V}$ p-p typ (0.1Hz-10Hz), and outstanding 140dB min common-mode rejection (G=1000V/V, 60Hz). The gain is programmable from 2V/V up to 5000V/V by one external resistor

The two-pole low pass filter offers a 40dB/decade roll-off from 1kHz to reduce high frequency noise and improve system signal-to-noise ratio. The corner frequency is adjustable downwards by external capacitors and upwards to 20kHz by three resistors. The output voltage can also be offset by $\pm 10V$ with an external potentiometer to null out dead weight.

The 1B31's regulated transducer excitation stage features low output drift ($\pm 0.004\%^{\circ}C$ typ) and can drive 120Ω or higher resistance load cells. The excitation is preset at +10V and is adjustable from +4V and +15V. This section also has remote sensing capability to allow for lead-wire compensation in 6-wire bridge configurations. For half-bridge strain gages, a matched

FUNCTIONAL BLOCK DIAGRAM



pair of thin-film $20k\Omega$ resistors is connected across the excitation outputs. This assures temperature tracking of ± 5 ppm/°C max and reduces part count.

The 1B31 is available in a plastic package specified over the industrial $(-40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C})$ temperature range and will be available soon in a bottom-brazed ceramic package specified over the military $(-55^{\circ}\text{C to } +125^{\circ}\text{C})$ temperature range.

DESIGN FEATURES AND USER BENEFITS


Ease of Use: Direct transducer interface with minimum external parts required, convenient offset and span adjustment capability.

Half-Bridge Completion: Matched resistor pair tracking to \pm 5ppm/°C max for half-bridge strain gage applications.

Remote Sensing: Voltage drops across the excitation lead-wires are compensated by the regulated supply, making 6-wire load-cell interfacing straightforward.

Programmable Transducer Excitation: Excitation source preset for +10V dc operation without external components. User-programmable from a +4V to +15V dc to optimize transducer performance.

Adjustable Low Pass Filter: The two-pole active filter (f_C=1kHz) reduces noise bandwidth and aliasing errors with provisions for external adjustment of cutoff frequency (10Hz to 20kHz).



PIN	FUNCTION	PIN	FUNCTION
1	+INPUT	S	V _{EXC} OUT
2	- INPUT	T	SENSE HIGH
3	N/C	U	SENSELOW
4	GAIN(3)	V	HALF-BRIDGE COMP
5 6	GAIN (4)	X	REFOUT
6	VOLIT (UNFILTERED)	Y	REFIN
	INPUT OFFSET ADJ. (9)	7	FXC. ADJ.
7 8 9	INPUT OFFSET ADJ. (10)	1	
9	OUTPUT OFFSET ADJ.		
10	BANDWIDTH ADJ. 1	11	
11	BANDWIDTH ADJ. 2	6	
12	VOLT (FILTERED)	1/	
19	-Vs	M. mi	
20	COMMON	Thomas	
21	+Vs	18 8	
22	+ V _S REG	0 6	

The AC1222 mounting card is available for the 1B31. The AC1222 is an edge connector card with a 28-pin socket for plugging in the 1B31. In addition, it has provisions for installing the gain resistor and adjusting the bridge excitation voltage and cutoff frequency. Adjustment potentiometers for offset, fine gain and excitation are also provided. The AC1222 comes with a Cinch 251-22-30-160 (or equivalent) edge connector.

BRIDGE EXCITATION +9.5V to +28V Regulator Input Voltage Range Output Voltage Range +4V to +15V Regulator Input/Output Voltage Differential +3V to +24V Output Current 100mA max ±0.05%/V Regulation, Output Voltage vs. Supply +0.1% Load Regulation, I_L = 1mA to 50mA ±0.004%/°C Output Voltage vs. Temperature Output Noise, 10Hz to 1kHz6 200μV p-p $+6.8V \pm 5\%$ Reference Voltage (Internal) Internal Half-Bridge Completion $20k\Omega \pm 1\%$ Nominal Resistor Value ±5ppm/°C max Temperature Tracking POWER SUPPLY ± 15V dc Voltage, Rated Performance Voltage, Operating ± 12V to ± 18V dc +10mA Current, Quiescent? ENVIRONMENTAL Temperature Range Rated Performance -40°C to +85°C -55°C to +125°C -40°C to +85°C -55°C to +125°C Operating -40°C to +100°C -65°C to +150°C Storage Relative Humidity 0 to 95% @ +60°C 0.83"×1.64"×0.25" CASE SIZE $0.81'' \times 1.57'' \times 0.23'$ (21.1×41.7×6.350mm) max $(20.6 \times 40.0 \times 5.72 \text{mm})$

NOTES

*Specifications same as 1B31AN.

†SD grade available in Spring 1988.

Specifications referred to the filtered output at Pin 14.

²Exclusive of external gain settling resistor.

3Unadjusted filter setting.

⁴Filter cutoff frequency set with external capacitors.
⁵Derate from + 50°C as shown in Figure 14.

⁵Derate from + 50°C as shown in Figure 14. ⁶4.7µF capacitor from V_{REF IN} (Pin 20) to COMM.

Excluding bridge excitation's current, and with no loading on the output.

Specifications subject to change without notice.

APPLICATIONS

The 1B31 can be interfaced easily and directly to a wide variety of transducers for precise measurement of strain, torque, force and pressure. For applications in harsh industrial environments, such characteristics as high CMR, low noise and excellent temperature stability make the 1B31 unsurpassed for use in indicators, recorders and controllers.

The combination of low cost, small size and high performance of the 1B31 allows the system designer to use one conditioner per channel. The advantages include significantly lower system noise and high resolution, and elimination of crosstalk and aliasing errors.

FUNCTIONAL DESCRIPTION

Model 1B31 is based on a two-stage amplifier design and an adjustable voltage regulator section, as shown in Figure 1. The front end is a low noise, low drift, instrumentation amplifier (IA) that is optimized to amplify low level transducer signals (from 2mV full scale) riding on high common-mode voltage (\pm 9.5V). The gain of the IA is programmed by a single resistor (1V/V to 2500V/V) and the input offset nulled out by an external potentiometer across the offset adjust Pins 9 and 10. The inverted signal (V_INPUT - V_INPUT) is brought out to Pin 8 for applications such as vibration and torque testing where the unfiltered output is required.

The signal is also fed to an inverting Butterworth filter with a fixed gain of -2V/V. This two-pole filter is preset with a 1kHz




Figure 1. Block Diagram and Pinout

corner frequency which can be adjusted downwards to 10Hz by using two external capacitors or upwards to 20kHz by three resistors. This stage also provides a convenient means of adjusting output offset voltage ($\pm\,10V$) by connecting a $50k\Omega$ potentiometer to Pin 11.

The bridge excitation section is an adjustable output, regulated supply with an internally provided reference voltage (+6.8V). It is configured as a gain stage with the output preset at +10V. The excitation voltage is increased by connecting a resistor between Pins 21 and 26, and decreased by connecting a resistor between Pins 19 and 20. Sense lines are provided to compensate for lead-wire resistance by effectively bringing the leads into the feedback loop.

For half-bridge applications, two tracking thin-film resistors (20k Ω), \pm 5ppm/°C max) are connected from V_{EXC} OUT (Pin 28) to SENSE LOW (Pin 26).

OPERATING INSTRUCTIONS

Gain Setting: The differential gain, G, is determined by the equation:

$$G=2+\frac{80k\Omega}{R_G}$$

where R_G is connected between the GAIN terminals (Pins 3 and 4) of the IB31, as shown in Figure 2. For best performance, a low temperature coefficient (5ppm/°C) R_G is recommended. For fine span adjustment, a 50Ω potentiometer may be connected in series with R_G .




Figure 2. Typical Application

Input Offset Adjustment: To null input offset voltage, an optional $10k\Omega$ potentiometer may be connected across the INPUT OFFSET ADJ. terminals (Pins 9 and 10 in Figure 2). With gain set at the desired value, connect both inputs (Pins 1 and 2) to COMMON (Pin 16), and adjust the $10k\Omega$ potentiometer for zero volts at Pin 14. For applications using software nulling, Pins 9 and 10 should be left unconnected.

Output Offset Adjustment: The output can be offset over the $\pm\,10V$ range to compensate for dead load or bridge imbalance by using a $50\kappa\Omega$ potentiometer connected to Pin 11 as shown in Figure 2. Pin 11 is normally grounded if output offsetting is not desired.

Filter Cutoff Frequency Programming: The low pass filter cutoff frequency is internally set at 1kHz. It may be decreased from 1kHz by the addition of two external capacitors connected as shown in Figure 3 (from Pin 12 to common and between Pins 13 and 14). The values of capacitors required for a desired cutoff frequency, f_C, below 1kHz are obtained by the equations below:

$$\begin{split} &C_{SEL1} = 0.015 \mu F \; \left[\frac{1 k Hz}{f_C} - 1 \right] \\ &C_{SEL2} = 0.0022 \mu F \; \left[\frac{1 k Hz}{f_C} - 1 \right] \end{split} \label{eq:csel1}$$

C_{SEL1} can be polarized for large values.




Figure 3. Narrow Bandwidth Application

The cutoff frequency may also be increased from 1kHz to 20kHz by the addition of three external resistors, connected as shown in Figure 4. The equations for determining the resistor values are:

$$\begin{split} R_{SEL1} &= 20 k \Omega / \left[\frac{f_C}{1 k Hz} - 1 \right] \\ R_{SEL2} &= 16 k \Omega / \left[\frac{f_C}{1 k Hz} - 1 \right] \\ R_{SEL3} &= 40 k \Omega / \left[\frac{f_C}{1 k Hz} - 1 \right] \end{split}$$




Figure 4. Wide Bandwidth Application

Table I gives the nearest resistor and capacitor values for several common filter cutoff frequencies.

f _C (Hz)	C _{SEL1} (µF)	C _{SEL2} (µF)	
10	1.5	0.2	
50	0.27	0.039	
100	0.15	0.02	
200	0.056	0.0082	
500	0.015	0.0022	
	$R_{SEL1}(k\Omega)$	$R_{SEL2}(k\Omega)$	$R_{SEL3}(k\Omega)$
2000	20	16.2	40.2
5000	4.99	4.12	10.0
10000	2.21	1.78	4.42
20000	1.05	0.866	2.21

Table I. Filter Cutoff Frequency vs. R_{SEL} and C_{SEL}

Note: The 25MHz gain bandwidth product of the IA should be considered in high-gain, wide bandwidth configurations.

Voltage Excitation Programming: The excitation voltage is preset to $+10\mathrm{V}$ when Pin 19 is connected to Pin 20. To increase V_{EXC} up to $+15\mathrm{V}$ a resistor must be connected between EXC. ADJ. and SENSE LOW (Pins 21 and 26) as shown in Figure 5. For a desired V_{EXC} the resistor value, R_{EXT} , is determined by the following equations:

$$\begin{split} R_T &= \frac{10k\Omega \times V_{REF\,OUT}}{V_{EXC} - V_{REF\,OUT}} \quad ; \quad V_{REF\,OUT} = \, +6.8V \\ R_{EXT} &= \frac{20k\Omega \times R_T}{20k\Omega - R_T} \end{split}$$




Figure 5. Increasing the Excitation Voltage: +10V to +15V Range.

To decrease $V_{\rm EXC}$ from +10V to +4V, a resistor has to be connected between REF IN and REF OUT (Pins 19 and 20) as shown in Figure 6. The equations to determine the value of $R_{\rm EXT}$ are:

 $V_{REF\ IN} = 0.68V_{EXC}$

$$R_{EXT} = 10k\Omega \left[\frac{V_{REF\,OUT}}{V_{REF\,IN}} - 1 \right] ; V_{REF\,OUT} = +6.8V$$

A $20k\Omega$ potentiometer between the REF IN and REF OUT pins will span the +4V to +10V excitation range. A 4.7μ F tantalum capacitor from REF IN (Pin 20) to COMMON (Pin 16) is recommended in all cases to lower the voltage noise at the reference input.




Figure 6. Decreasing the Excitation Voltage: +4V to +10V Range

The remote sensing inputs should be connected to the transducer separately from the excitation leads or jumpered as shown in Figure 2.

Power Supply Decoupling: The power supplies should be decoupled with 1µF tantalum and 1000pF ceramic capacitors as close to the 1B31 as possible (Figure 2).

Input Protection: The differential inputs of the 1B31 can be protected from accidental shorts to power line voltages (115V rms) by the circuit shown in Figure 7. The back-to-back diodes clamp the inputs to a maximum of $\pm 12.5 V$ and were selected for low leakage current. The $15 k\Omega$ resistors in series with the inputs will degrade the noise performance of the 1B31 to $4.2 \mu V$ p-p in a bandwidth of 0.1 Hz to 1 kHz. For six-wire load cells in harsh environments the additional protection for the sense inputs shown in Figure 7 is recommended.




Figure 7. 115V Input Protection for 1B31

ın

of input and output drifts and is a function of gain. The 1B31 typically exhibits $\pm 0.25 \mu V/^{\circ}C$ RTI drift at a gain of 1000V/V over the full temperature range. The RTI voltage offset drift vs. gain is graphed in Figure 8.




Figure 8. Total Input Offset Drift vs. Gain

Low Pass Filter: The two pole Butterworth filter is a multiple feedback design with a gain of -2V/V. It is preset at a cutoff frequency of 1kHz (-3dB) with a 40dB/decade roll-off. The step response at 1kHz is 1.5ms settling time to 0.1% of final value with less than 5% overshoot. The frequency response of the filter is shown graphically in Figure 9.






Figure 9. Filter Amplitude Response vs. Frequency

Gain Nonlinearity and Noise: Gain Nonlinearity is specified as a percent of full-scale output, and for the 1B31 it is $\pm 0.005\%$ maximum over the full-gain range. The IA design also offers exceptionally quiet performance with typical input noise of $0.3\mu V$ p-p for a 10Hz bandwidth (Figure 10a) and $1\mu V$ p-p for a 1kHz bandwidth (Figure 10b).



a. Bandwidth = 0.1Hz to 10Hz



b. Bandwidth = 0.1Hz to 1kHz

Figure 10. Voltage Noise, RTO @ G = 1000V/V

Common-Mode Rejection: CMR as a function of gain and frequency is shown in Figure 11. The best results (140dB @ 60Hz) are obtained by programming the low pass filter with a 10Hz cutoff frequency, which contributes an additional 30dB to the 1kHz specification where 60Hz noise is not attenuated by the filter.




Figure 11. Common-Mode Rejection vs. Frequency and Gain

rurn On Dritt: The input offset of the 1B31 stabilizes to within $1\mu V$ of final value in 5 minutes (Figure 12). The test conditions are: 350Ω bridge with +10V excitation and ambient temperature of $+25^{\circ}C$.




Figure 12. Offset Voltage, RTI, Turn-On Drift

Bridge Excitation: The adjustable bridge excitation is specified over a wide regulator input voltage range (+9.5V to +28V). Maximum load current I_L as a function of regulator input-output differential voltage is shown in Figure 13. The maximum output current also depends on ambient temperature and above 50°C a derating factor should be derived from Figure 14.




Figure 13. Excitation Source Input – Output Voltage Differential vs. Load Current; Ambient Temperature ≤25°C.

APPLYING THE 1B31

Strain Measurement: The 1B31 is shown in a strain measurement system in Figure 15. A single active gage (120Ω) , Gage Factor = 2) is used in a bridge configuration to detect fractional changes in gage resistance caused by strain. An equivalent resistance




Figure 14. Excitation Source Internal Power Dissipation vs. Temperature

dummy gage mounted adjacent to the active gage provides temperature compensation. The rest of the bridge is completed by the 1B31 internal half-bridge network which consists of two $20k\Omega$, 1% thin-film resistors tracking to within $\pm\,5ppm/^\circ C$ max. Bridge excitation is set at $+\,4V$ to avoid self-heating errors from the strain gage. System calibration produces a $+\,1V$ output for an input of 1000 microstrains. The filter cutoff frequency is set at approximately 100Hz.




Figure 15. Strain Gage Application Using Internal Half-Bridge

Pressure Transducer Inferface: A strain gage type pressure transducer (Dynisco 800 series) is interfaced to a 1B31 in Figure 16. Regulated excitation of +10V dc is provided for a 30mV full-scale output. The gain is sett at 333.3 to achieve a 0-10V output for a 0-10,000 psi range of the transducer. A shunt calibration resistor is built into the transducer for easy verification of the 80% point of its full-scale output. A typical shielding scheme to preserve the excellent performance characteristics of the 1B31 is also shown. To avoid ground loops, signal return or cable shield should be grounded only at one point.




Figure 16. Pressure Transducer Application

Multiple Load-Cells: For transducer configurations where the maximum load current of 100mA of the 1B31 is not sufficient, a buffer and a power transistor such as a TIP31 can be used as shown in Figure 17. This design can supply 300mA at $+10\mathrm{V}$ excitation over the full industrial temperature range ($-25^{\circ}\mathrm{C}$ to $+85^{\circ}\mathrm{C}$). In a multiple 1B31 system an added advantage is that ratiometric operation can be preserved by using one excitation source which also serves as the reference voltage for the system A/D converter.




Figure 17. Multiple Load-Cell Application

Mobile Transducer Application: The small size and reliability of the 1B31 make it an ideal choice for mobile applications. Since the 1B31 requires a negative supply, one possible solution for its generation is shown in Figure 18. The positive voltage of a +12V battery is used to drive a CMOS TLC555 oscillator with a typical supply current of 360 μ A. The output is a square wave that is rectified by the diodes and filtered to provide a -9V supply. Excitation voltage should be equal to or less than +9V for adequate headroom for the 1B31 voltage regulator.

Pressure Transducer Data Acquisition System: Figure 19 shows a two module solution for microcomputer based data acquisition using a 1B31 and an AD1170 18-bit A/D converter. A 3mV/V pressure transducer (e.g. Dynisco 800 series) is interfaced to a 1B31 set up with a gain of 333.3 to give a 0 – 5V output. The regulated excitation is +5V, and for ratiometric operation it is also used as the voltage reference input for the AD1170. An initial ECAL command establishes the voltage excitation as the full-scale input of the AD1170 and periodic calibration cycles keep the converter tracking the reference input. This configuration yields very high CMR (168dB @ 60Hz) enhanced by the 1B31 low pass filter and the integrating conversion scheme of the




Figure 18. Negative Supply Generation for 1B31

AD1170. In addition, fixed offsets caused by bridge imbalance can be nulled out by the AD1170 with a power-up initialization command from the microcomputer. This eliminates a potentiometer or software overhead which might otherwise be needed.




Figure 19. Pressure Transducer Data Acquisition Using 1831 and AD1170

Isolated Current Loop Interface: The output of the 1B31 can be interfaced to a process loop as shown in Figure 20. The 2B23 module produces an isolated 4-to-20mA output current which is proportional to the input voltage and independent of the output load resistance. Common-mode input/output isolation is ±1500V pk continuous.




Figure 20. Isolated 4-20mA Transmitter

Bridge Transducer

Signal Conditioner

FEATURES

Low Cost

Complete Signal-Conditioning Solution Small Package: 28-Pin Double DIP **Internal Thin-Film Gain Network**

High Accuracy

Low Input Offset Tempco: ±0.07μV/°C Low Gain Tempco: ±2ppm/°C Low Nonlinearity: ±0.005% max

High CMR: 140dB min (60Hz, G = 1000V/V) Programmable Bridge Excitation: +4V to +15V

Remote Sensing

Low Pass Filter (fc=4Hz)

APPLICATIONS

Weigh Scales

Instrumentation: Indicators, Recorders, Controllers **Data Acquisition Systems**

Microcomputer Analog I/O

GENERAL DESCRIPTION


Model 1B32 is a precision, chopper-based, signal-conditioning component ideally suited for high-accuracy applications of load cells and bridge transducers. Packaged in a compact 28-pin plastic double DIP, the 1B32 takes advantage of hybrid technology for high reliability as well as higher channel density. Functionally, the signal conditioner consists of three basic parts: a high performance chopper-based amplifier, a low-pass filter and an adjustable transducer excitation source.

The chopper-based amplifier features extremely low input offset tempco of $\pm 0.07 \mu \text{V/}^{\circ}\text{C}$ (RTI, G=500V/V) and excellent nonlinearity of ±0.005% max over its full gain range of 100 to 5000V/V. The 1B32 has a thin-film resistor network for pinstrapping the gain to 500V/V or 333.3V/V (for 2mV/V and 3mV/V load cells). The gain tempco for these fixed gains is a highly stable ±2ppm/°C. Additionally, the gain can be set to any value in the gain range with two external resistors. The amplifier also has a wide-range input referred zero suppression capability (±10V), which can easily be interfaced to a D/A converter. The bandwidth of the chopper is 4Hz at G=100V/V.

The integral three-pole, low-pass filter offers a 60dB/decade rolloff from 4Hz to reduce common-mode noise and improve system signal-to-noise ratio.

The 1B32's regulated transducer excitation stage features low output drift (±40ppm/°C typ) and can drive 120Ω or higher resistance load cells. The excitation is preset at +10V with other voltages between +4V and +15V programmable with external resistors. This section also has remote sensing capability to allow for lead-wire compensation in 6-wire load cells and other bridge configurations.

FUNCTIONAL BLOCK DIAGRAM



The 1B32 is fully specified over the industrial $(-25^{\circ}\text{C to} + 85^{\circ}\text{C})$ temperature range.

DESIGN FEATURES AND USER BENEFITS

Pin-Strappable Gain: The internal resistor network can be pinstrapped for gains of 500V/V and 333.3V/V for 2mV/V and 3mV/V load cells. The tracking network guarantees a gain tempco of ±6ppm/°C max.

Custom Trimmable Network: For volume applications, the 1B32 can be supplied with a custom laser trimmed gain network. Contact factory for further information.

Wide Range Zero Suppression: The output can be offset by ± 10V for nulling out a dead load or to do a tare adjustment.


Remote Sensing: Voltage drops across the excitation lead-wires are compensated by the regulated supply, making 6-wire load-cell interfacing straightforward.


Programmable Transducer Excitation: The excitation source is preset for +10V dc operation without external components. It is user-programmable for a +4V to +15V dc range (@ 100mA) to optimize transducer performance.

Low-Pass Filter: The three-pole active filter ($f_C = 4Hz$) reduces 60Hz line noise and improves system signal-to-noise ratio.

1B32AN GAIN 100V/V to 5000V/V Gain Range Internal Gain Setting 333.3V/V and 500V/V $G=1+\frac{R_F}{R_I};G\geq 100$ **External Gain Equation** Gain Accuracy1 Gain Temperature Coefficient² $\pm 2ppm/^{\circ}C(\pm 6ppm/^{\circ}C max)$ Gain Nonlinearity ± 0.005% max 0.15 (3.8) MIN **OFFSET VOLTAGES** Total Offset Voltage, RTI Initial, @ $+25^{\circ}$ C, G = 1000V/V $\pm 40 \mu V$ Warm-Up Drift, G = 1000V/V, 10 min Within ± 1µV of final value vs. Temperature $(-25^{\circ}\text{C to} + 85^{\circ}\text{C})$ G = 1000V/V $\pm 0.07 \mu V/^{\circ}C (\pm 0.2 \mu V/^{\circ}C max)$ At Other Gains Output Offset Adjust Range ±10V INPUT BIAS CURRENT Initial @25°C $\pm 3nA$ ±50pA/°C vs. Temperature (-25°C to +85°C) INPUT DIFFERENCE CURRENT Initial @ +25°C $\pm 3nA$ vs. Temperature (-25°C to +85°C) ± 10 pA/°C **INPUT RESISTANCE** 100MΩ Differential Common Mode $100M\Omega$ 0.17 INPUT VOLTAGE RANGE ±0.1V Linear Differential Input Maximum Differential Input +5V **CMV Input Range** 0 to + 7.5 VCMR, 1kΩ Source Imbalance³ G = 100V/V to 5000V/V @ dc 86dB G = 100V/V, @60Hz120dB G = 1000V/V, @60Hz140dB min INPUT NOISE Voltage, G = 1000V/V lμV p-p 0.1Hz to 10Hz Current, G = 1000V/V 3pA p-p 0.1Hz to 10Hz RATED OUTPUT ±10V Voltage, 2kΩLoad, min Current ±5mA Impedance, dc to 2Hz, G = 100V/V 0.6Ω Load Capacitance 500pF Output Short Circuit Duration (to Ground) Indefinite **DYNAMIC RESPONSE** Small Signal Bandwidth 4Hz - 3dB Gain Accuracy, G = 100V/V G = 1000V/V3.5Hz 20V/sec Slew Rate 0.5Hz Full Power Settling Time, G = 100V/V, ± 10V Output 2sec Step to ± 0.1% LOW PASS FILTER Number of Poles Cutoff Frequency (- 3dB Point) 4Hz

OUTLINE DIMENSIONS Dimensions shown in inches and (mm).





PIN DESIGNATIONS

MIS	FUNCTION	PIN	FUNCTION
1	+ INPUT	15	-Vs
2	-INPUT	16	COMM
3	INPUT OFFSET ADJ	17	+Vs
4	NC CONTROL OF	18	+V _s REG
5	NC	19	REFOUT
6	NC	20	REFIN
7	NC NC	21	EXCADJ
8	SIGNAL COMM	22	NC
9	EXT GAIN SET	23	NC.
10	333.3 GAIN	24	NC
11	500 GAIN	25	NC
12	GAIN SENSE	26	SENSELOW
13	GAIN COMM	27	SENSE HIGH
14	Vout	28	V _{EXC} OUT

60dB/decade

Roll-Off

Regulator Input Voltage Range	Model	1B32AN	
Sense & Excitation Lead Resistance 10Ω max	Regulator Input Voltage Range Output Voltage Range Regulator Input/Output Voltage Differential Output Current ⁴ Regulation, Output Voltage vs. Supply Load Regulation, I _L = 1mA to 50mA Output Voltage vs. Temperature (-25°C to +85°C) Output Noise, 0.1Hz to 10Hz ⁵	+ 4V to +15V +3V to +24V 100mA max ±0.05%/V ±0.1% ±40ppm/°C 300μV p-p	later section for excitation. The ultralow drift chopper yeles the difference between the + IMPUT and - IMPUT at 42. The signal is modulated, amplified and thru denodulated, stage introduces a pole with a 20d8/decade rolloft from , The high-level signal is then filtered by a two-pole active; with a 4Hz cutoff frequency to give a ± 10V output. The a signal for the chopper is generated by an on-board
Voltage, Rated Performance ± 15V dc Voltage, Operating ± 12V to ± 18V dc Current, Quiescent ⁶ + 4mA, - 1mA ENVIRONMENTAL Temperature Range Rated Performance -25°C to +85°C Operating -40°C to +85°C Storage -40°C to +100°C Relative Humidity 0 to 95%, Noncondensing, @ +60°C CASE SIZE 0.83"×1.64"×0.25" (21.11×41.7×6.35 mm) max			
ENVIRONMENTAL Temperature Range Rated Performance	Voltage, Rated Performance Voltage, Operating	$\pm 12V$ to $\pm 18V$ d	his method with gain tempto of x boum/C max. Finally, affect adjust of the amplifier is input referred, nod required to
CASE SIZE 0.83" × 1.64" × 0.25" (21.1 × 41.7 × 6.35mm) max	Temperature Range Rated Performance Operating Storage	-40°C to +85°C -40°C to +100°C	C C C C C C C C C C C C C C C C C C C
	CASESIZE		0.25"

NOTES

¹Using internal network for gain.

²For pin-strapped gain. The tempco of the individual thin-film resistors is ±50ppm/°C max.

³3V p-p 60Hz common-mode signal used in test setup.

⁴Derate 2mA/°C from +50°C.

⁵4.7μF capacitor from REF IN (Pin 20) to COMM.

⁶Excluding bridge excitation current and with no loading on the output.

Specifications subject to change without notice.

AC1224 GAIN SETTINGS VIA SWITCH S1


GAIN	S1-1	S1-2	S1-3
333	CLOSED	OPEN	CLOSED
500	OPEN	CLOSED	CLOSED
EXTERNAL	OPEN	OPEN	OPEN

AC1224 CONNECTOR DESIGNATIONS

PIN	FUNCTION	PIN	FUNCTION
Tuest	V _{EXC} OUT	orte carte	+INPUT
U	SENSE HIGH	2	-INPUT
V	SENSELOW	12	Vout
X	REFOUT	19	-Vs
Y	REFIN	20	COMM
Z	EXCADJ	21	+Vs
	ne GAIN SENSE (P	22	+Vs REG

The AC1224 mounting card is available for the 1B32. The AC1224 is an edge connector card with a socket for plugging in the 1B32. In addition it has provisions for switch selecting internal gains as well as installing gain resistors. Adjustment pots for offset, fine gain and excitation are also provided. The AC1224 comes with a Cinch 251-22-30-160 (or equivalent) edge connector.

AC1224 Mounting Card



10

REV. A

FUNCTIONAL DESCRIPTION

Model 1B32 is based on a switched capacitor, chopper based amplifier followed by an active filter and an adjustable voltage regulator section for excitation. The ultralow drift chopper samples the difference between the +INPUT and -INPUT at 190Hz. The signal is modulated, amplified and then demodulated. This stage introduces a pole with a 20dB/decade rolloff from 4Hz. The high-level signal is then filtered by a two-pole active filter with a 4Hz cutoff frequency to give a ±10V output. The clock signal for the chopper is generated by an on-board oscillator.

As shown in Figure 1, the gain can be pin-strapped by an internal resistor network. Standard gains of 333.3 and 500 can be achieved by this method with gain tempco of $\pm 6 \mathrm{ppm}$ /°C max. Finally, the offset adjust of the amplifier is input referred, and requires a voltage input similar to the differential input voltage to implement wide range suppression.




Figure 1. 1B32 Block Diagram and Pinout

The bridge excitation section is an adjustable output, regulated supply with an internally provided reference voltage (+6.8V). It is configured as a gain stage with the output preset at +10V. The excitation voltage is increased by connecting a resistor between Pins 21 and 26. Sense lines are provided to compensate for lead-wire resistance by bringing the leads into the feedback loop.

OPERATING INSTRUCTIONS

Ground Connections: Signal common (Pin 8) and power common (Pin 16) are not internally connected within the 1B32. These pins must be connected together externally or excessive current will be drawn.

Gain Setting: The differential gain of the 1B32 can be either pin-strapped or programmed externally with two resistors. The internal thin-film gain network (Figure 1) provides gains of 500 and 333.3 for standard load-cell sensitivities of 2mV/V and 3mV/V. This is achieved by connecting GAIN SENSE (Pin 12) to GAIN COMM (Pin 13) and grounding Pin 10 or Pin 11 (Figure 2). The gain tempco using the internal network is an excellent ±2ppm/°C typ (±6ppm/°C max).

To program the gain externally, two resistors are connected as shown in Figure 3. The gain equation is:

$$G = 1 + \frac{R_F}{R}$$

The gain-strapping Pins (10 and 11) and GAIN SENSE (Pin 12) are left unconnected, effectively floating the internal network.




Figure 2. Internal Gain Strapping




Figure 3. External Gain Setting

Offset Adjustment: The input-referred offset adjust has the same sensitivity as the inputs of the 1B32. The voltage level at INPUT OFFSET ADJ (Pin 3) is gained by the same factor as the input signal to provide a $\pm 10 V$ output adjust. Figure 2 shows an external network and potentiometer set up for a $\pm 7.5 mV$ span at the input, which gives a $\pm 2.5 V$ (7.5mV \times 333.3) output adjust capability. Wider ranges can be chosen with the appropriate resistor and potentiometer values.

Note: If offset adjustment is not required, Pin 3 must be grounded.

Voltage Excitation Programming: The excitation voltage is preset to +10V. To increase $V_{\rm EXC}$ up to +15V a resistor must be connected between EXC ADJ and SENSE LOW (Pins 21 and 26) as shown in Figure 4.

The $V_{\rm S}$ (REG) input (Pin 18) must be raised to +18V to satisfy the +3V min input-output voltage differential of the regulator. Consult the Performance Characteristics section for safe operating conditions of the regulator. For a desired $V_{\rm EXG}$ the resistor value, $R_{\rm EXT}$, is determined by the following equations:

$$R_{T} \, = \, \frac{10k\Omega \, \times \, V_{REF\,OUT}}{V_{EXC} - V_{REF\,OUT}} \quad ; \quad V_{REF\,OUT} \, = \, +6.8V \label{eq:RT}$$

$$R_{EXT} = \frac{20k\Omega \, \times \, R_T}{20k\Omega \, - \, R_T}$$

The +10V to +15V range can be covered by a 20k Ω potentiometer between REF IN (Pin 20) and REF OUT (Pin 19). R_{EXT} of






Figure 4. Constant Voltage Excitation: +10V to +15V Range.

 $200 \mathrm{k}\Omega$ is recommended for fine adjustment at $+10 \mathrm{V}$ excitation voltage.

Similarly to decrease $V_{\rm EXC}$ down to +4V, connect a $20k\Omega$ potentiometer between Pins 19 and 20, as shown in Figure 5.




Figure 5. Constant Voltage Excitation: +4V to +10V Range.

A $4.7\mu F$ tantalum capacitor from REF IN (Pin 20) to COMMON (16) is recommended in all cases to lower the voltage noise at the reference input.

The remote sensing inputs should be connected to the transducer separately from the excitation leads or jumpered as shown in Figure 2. The resistance of the excitation and sense lines should not exceed 10Ω .

Power Supply: The V_S REG input (Pin 18) should be connected to $+V_S$ (Pin 17) even if the bridge excitation section is not used. Also the power supplies should be decoupled with $1\mu F$ tantalum and 1000pF ceramic capacitors as close to the 1B32 as possible (Figure 2).

Input Protection: The 1B32 differential inputs can be protected from accidental shorts to power line voltages (115V rms) by the circuit shown in Figure 6. The back-to-back diodes clamp the inputs to a maximum of \pm 12.5V and were selected for low leakage current. The 15k Ω resistors in series with the inputs will degrade the noise performance of the 1B32 to 4 μ V p-p (0.1Hz to 10Hz). When interfacing with six-wire load cells in harsh environments, input protection for the sense inputs is also recommended (Figure 6).




Figure 6. 115V Input Protection

PERFORMANCE CHARACTERISTICS

Input Offset Voltage Drift: The chopper front end of the 1B32 gives it excellent input offset stability. As shown in Figure 7, it typically exhibits drift of $\pm 0.07 \mu V$ °C RTI at a gain of 1000V/V ($\pm 75 \mu V$)°C RTO). The measurement is two-point, and is taken at -25°C and +85°C, which covers the specified temperature range of the 1B32.




Figure 7. Total Output Offset Drift vs. Gain




Figure 8. Common-Mode Rejection vs. Frequency

SIGNAL CONDITIONING COMPONENTS 10-83

1B32

Common-Mode Rejection: CMR as a function of frequency is shown in Figure 8. Test conditions are a 3V p-p common-mode signal and 1kΩ source imbalance. The CMR improves with increasing gain. Note that the 4Hz filter enhances the CMR performance above the corner frequency by attenuating the normal-mode signal at 60dB/decade.

Gain Nonlinearity and Noise: Gain Nonlinearity is specified as a percent of full-scale output, and for the 1B32 it is $\pm 0.005\%$ max over the full span. The chopper design also offers exceptional low-noise performance, with typical input noise of $1\mu V$ p-p in the 0.1Hz to 10Hz bandwidth (Figure 9).




Figure 9. Voltage Noise, 0.1Hz to 10Hz, G = 1000

Low-Pass Filter: The 1B32 has three poles at 4Hz in its design. One is introduced in the amplifier, while the other two are provided by an active Butterworth filter following the amplifier. Total roll-off is 60dB/decade from 4Hz. The frequency response of the filter is shown in Figure 10.




Figure 10. Filter Amplitude Response vs. Frequency, G = 500

Turn-On Drift: The 1B32 offset voltage typically stabilizes to within $1\mu V$ of its final value in 10 minutes (Figure 11). The test conditions are: 350 Ω bridge with a + 10V excitation and ambient temperature of +25°C.




Figure 11. Offset Voltage RTI, Turn-On Drift

Bridge Excitation: The adjustable bridge excitation is specified over a wide regulator input voltage range (+9.5V to +28V). Maximum load current I_L as a function of regulator input-output differential voltage is shown in Figure 12. The maximum output current also depends on ambient temperature, and above +50°C a derating factor of 2mA/°C must be applied. The safe operating region for internal power dissipation vs. temperature is graphed in Figure 13.




Figure 12. Excitation Source Load Current vs. Input-Output Voltage Differential, \leq 25°C




Figure 13. Excitation Source Internal Power Dissipation vs. Temperature

IZ SOUTH

APPLYING THE 1B32

Pressure Transducer Interface: A strain gage type pressure transducer (Dynisco 800 series) is interfaced to a 1B32 in Figure 14. Regulated excitation of +10V dc is provided for a 30mV full-scale output for a 0-10,000 psi range of the transducer. A shunt calibration resistor is built into the transducer for easy verification of the 80% point of its full-scale output. A typical shielding scheme to preserve the excellent performance characteristics of the 1B32 is also shown. To avoid ground loops, signal return and cable shield should be grounded only at one point.




Figure 14. Pressure Transducer Interface

Pressure Transducer Data Acquisition System: A two module solution for microcomputer based data acquisition using a 1B32 and an AD1170 18-bit A/D converter is shown in Figure 15. A 3mV/V pressure transducer (e.g. Dynisco 800 series) is interfaced to a 1B32 configured with a gain of 333.3, to provide a 0 to 5V output. The regulated excitation is +5V, and is used as the reference input for the AD1170 to produce ratiometric operation.

This configuration yields very high CMR enhanced by the 1B32 low pass filter and the integrating conversion scheme of the AD1170.




Figure 15. Auto-Calibrating Data Acquisition Using 1832 and AD1170

In addition, fixed offsets caused by bridge imbalance can be nulled out by the AD1170 with a power-up initialization command from the microcomputer. The full-scale output of the 1B32 and transducer can be normalized to the AD1170 full scale through the electronic calibration command ECAL. Both the offset and full-scale correction data will then be stored in nonvolatile memory to eliminate the need for the trim process after each power-up. The AD1170 eliminates a potentiometer or software overhead which might otherwise be needed for these functions.

Multiple Load-Cells: For transducer configurations where the maximum load current of the 1B32 is not sufficient, a buffer and a power transistor such as a TIP31 can be used as shown in Figure 16. This approach will supply 300mA at +10V excitation over -25°C to +85°C temperature range. In a multiple 1B32 system an added advantage is that ratiometric operation can be preserved by using the excitation voltage as the reference for the system A/D converter.




Figure 16. Multiple Load-Cell Application

Mobile Transducer Applications: The small size and reliability of the 1B32 make it an excellent choice for mobile applications. Since the 1B32 requires bipolar supplies, a possible circuit to provide the negative voltage is shown in Figure 17. The CMOS TLC555 is powered by a +12V battery, and typically draws 360µA. The output is a square wave that is rectified by the diodes and filtered to provide a -9V supply. Excitation voltage should be equal to or less than +9V for adequate headroom for the 1B32 voltage regulator. Note that the 1B32 will operate with ±9V supplies as long as the excitation voltage and the output range are less than 5V.




Figure 17. Negative Supply Generation for 1B32

Digital Output Offset Adjust: A 10-bit multiplying DAC such as the AD7533 can be used to control the output offset of the 1B32 as shown in Figure 18. The DAC is configured for unipolar operation with an AD OP-07 generating a voltage output. This 0-10V output is attenuated by R_1 and $R_{\rm SEL}$ and superposed on another fixed voltage derived from $V_{\rm EXC}$. Thus the voltage at Pin 3 (INPUT OFFSET ADJUST) is insensitive to the tempco of the excitation voltage since it is also used as the reference of the DAC. For best performance R_1 and R_2 should track to $\pm 5 {\rm ppm}/^{9}{\rm C}$. As an example, a $\pm 5 {\rm V}$ output adjustment can be obtained by using $R_{\rm SEL} = 200\Omega$ for G = 500 and $V_{\rm EXC} = 10{\rm V}$.




Figure 18. Output Offset Adjust Using a 10-Bit DAC

-	DIGITA MSB	L INPUT LSB	ANALOG OUTPUT (E _O as shown in Figure 18)
	11111	11111	$-V_{REF}\left(\frac{1023}{1024}\right)$
	10000	00001	$-V_{REF}\left(\frac{513}{1024}\right)$
	10000	00000	$-V_{REF}\left(\frac{512}{1024}\right) = \frac{V_{REF}}{2}$
AKSO OF	01111	11111	$-V_{REF}\left(\frac{511}{1024}\right)$
VR ny Diski	00000	00001	$-V_{REF}\left(\frac{1}{1024}\right)$
5	00000	00000	$-V_{REF}\left(\frac{0}{1024}\right) = 0$

Table I. Unipolar Binary Code Table

1B41

Isolated RTD

Signal Conditioner

FEATURES

Complete RTD Signal Conditioning Solution Resistor Programmable Linearization Lead Resistance Compensation High CMV Isolation: 1500 V rms Continuous High Accuracy

Low Input Offset Tempco: 0.002 Ω/°C Linearization Conformance: ±0.1% FSR High CMR: 160 dB (60 Hz, G = 1000 V/V)

Small Package: $1.0'' \times 2.1'' \times 0.35''$ DIP Low Pass Filter ($f_c = 3 \text{ Hz}$)

Pin Compatible with 1B51 Isolated mV/Thermocouple Conditioner

APPLICATIONS

Multichannel RTD Temperature Measurement Industrial Measurement and Control Systems Data Acquisition Systems


GENERAL DESCRIPTION

The 1B41 is a precision, isolated, RTD signal conditioner that incorporates a circuit design utilizing transformer based isolation and automated surface mount manufacturing technology. It provides an unbeatable combination of versatility and performance in a compact plastic package. Designed for measurement and control applications, it is especially suited for harsh environments with extremely high common mode interference. Unlike expensive solutions that require separate dc/dc converters, each 1B41 generates its own floating current excitation, providing true low cost channel-to-channel isolation.

Functionally, the signal conditioner consists of four basic sections: chopper stabilized amplifier, isolation, current excitation and output filter. The amplifier section allows an RTD resistance range of 20 Ω to 5 k Ω . Wide range zero suppression can be implemented at this stage.

The isolation section has complete input to output galvanic isolation of 1500 V rms continuous by the use of transformer coupling techniques. A stable sensor excitation provides 0.25 mA for most RTD applications. For platinum RTDs the excitation is internally compensated to provide an output that is linear with temperature. Filtering at 3 Hz is implemented by a passive antialiasing filter at the input and a two-pole active filter at the output. Overall NMR is 60 dB and CMR is 160 dB min @ 60 Hz.

The 1B41 is fully specified over -25°C to $+85^{\circ}\text{C}$ and operates over the industrial (-40°C to $+85^{\circ}\text{C}$) temperature range.



DESIGN FEATURES AND USER BENEFITS

Ease of Use: The 1B41 has direct RTD interface with minimum external parts required to get a high-level, conditioned signal.

Lead Resistance Compensation: Voltage drops in RTD lead wires are compensated by the use of matching current sources in the 1B41.

High Noise Rejection: The combination of a chopper stabilized front end with a low pass filter provides high system accuracy in harsh industrial environments as well as good rejection of 50/60 Hz noise.

Small Size: The 1B41 package size (1.00"×2.1"×0.35") and functional completeness makes it an excellent choice in systems with limited board space and clearance.

Wide Range Zero Suppression: This input referred function is a convenient way to null large input offsets. A single resistor value sets the RTD resistance for which the output is zero volts.

Low Pass Filter: The three-pole active filter ($f_{\rm C}=3$ Hz) reduces 50/60 Hz noise and aliasing errors.

10


1B41—**SPECIFICATIONS** (typical @ $+25^{\circ}$ C and $V_s = +15$ V unless otherwise noted)

Model	1B41AN	1B41BN	OUTI	INE DIMENSION	S
INPUT SPECIFICATIONS		D		s shown in inches and (r	
Sensor Type	Pt 100 Ω @ 0°C, $\alpha = 0.00385$, 0.00392	*		CONTRACTOR OF THE PERSON NAMED VALUE V	
Linear Input Resistance Range	20 Ω to 5 kΩ Full Scale	*	0.03		F
Max InputVoltage Range	+1 V to -5 V	*	(0.76)		0.3
Input Offset	0.5 Ω (2 Ω max)	*	+		MA
Input Offset Tempco	0.002 Ω/°C (0.01 Ω/°C max)	* 0.15	-		210
Max CMV, Input to Output	FUNCTIONA	(3.81) MIN	1		018 46)
ac, 60 Hz, Continuous	1500 V rms	du Solution *	onless.		. PIN
Continuous, dc	±2000 V peak	*			
CMR, @ 60 Hz, 1 kΩ Source Imbalance	160 dB min	*	3170		
NMR, @ 60 Hz	60 dB min	*	ROBER		
Common Mode Transient Protection	IEEE-STD 472 (SWC)	Continuous *	-	17 22	
Sensor Current Excitation	0.25 mA	*	1	16 23 🗇	14
Current Source Matching	1.5 μΑ	* 200.00	000	And reported to the	900
OUTPUT SPECIFICATIONS	Louising A. Common City and 2	0.1% FSR			
	±10 V				2
Voltage, 2 kΩ Load, min	±5 mA	[VEVA - 0601]		воттом	(5
Current	±3 mA	910	0 35"	VIEW	M
Output Offset Voltage	50 X/	25 mV typ		-14 C - 1 1 1 1 2 5 1	.60
Initial	50 mV typ	50 μV/°C	tele s	(4	10.6)
vs. Temperature	175 μV/°C		1		1
Output Noise, dc to 100 kHz	1 mV pk-pk	0.1		33 🗇	PERS
Impedance, dc	0.1 Ω	* (2.54 TYP	1 m)+	03.0
ACCURACY			' -¢	4 + + + + + + + + + + + + + + + + + + +	17823
Gain Accuracy ²	2% FSR (5% FSR max)	* InemenuaseN	H	11111	4313
Gain Tempco (0 to +70°C)	±50 ppm/°C	* emercy@leg.st		1 38 -	
(-25°C to +85°C)	±75 ppm/°C	* (3.8	i) []		
Gain Nonlinearity	±0.035%	±0.025%	4		- 0.1
Linearization Conformance	Hage of User. The LE41 has			- 1.00 (25.4) MAX	(2.5
Pt 100 Ω	0.1% FSR		-	The state of the s	TYP
0 to +600°C	0.09% FSR	signal conditioner that			
0 to +200°C	0.06% FSR	ausformer based isolation	n solvi	leur agiseb fiuorio a a	
0 to +100°C	0.06% FSR	Asing technology, it the	C 1227	MATING SOCKE	T
-100°C to +100°C	0.06% FSR	entitive and performance	den Terr	2 10 (52 2)	
Lead Wire Compensation	0.01 Ω/Ω	* Caracas and race Caraca	0.30 (7.5)	1.50 (37.5)	
DYNAMIC RESPONSE			1 1 1 1 1 1 1 1	et managed mand a	1000
Bandwidth, -3 dB	dc to 3 Hz	-nouves deter to	0-0 0-0-0-	STATES OF SPECIAL SPEC	
POWER SUPPLY	ag wol a thiw bus ment best	1.00 0.800 (25) (20)	0.100 0.180	DIA, C/S TO DIA, TYP CES	
	±15 V de ubni daud ni vom	dead converters, each	-0-	0	1
Voltage, Nateu I eriormance	±13.5 V to ±18 V	* 0.50 (12.5) w	Naprillo	nes its own floating	men
Voltage, Operating		1125	-00000	0 marks on 1919 do	
Current, Quiescent	+12 mA, -4 mA	-	0.15 (3.	75) 0.10	->
ENVIRONMENTAL	functional completeness make	sists of four basic sec-	nos real	e, the signal condition	0.30
Temperature Range		sion, current excitation			1901
Rated Performance	−25°C to +85°C	allows an RTD resis.			
Operating barrester requirement and I' and	-40°C to +85°C	*	PIN	DESIGNATIONS	
Storage	-40°C to +85°C	te zero suppession can	MAI THE	AL "THE C OL IL 22 10	
Relative Humidity	0 to 95% @ 60°C	*	PIN	DESIGNATION	
CASE SIZE	1.0"×2.1"×0.35"	t to output galvanic ids-			
pole active filter (f., = 3 Hz) re-	(25.4×53.3×8.9) mm	nee of transformer com-		HI	
SING STOKS.			2	PROT HI	
NOTES				RTD EXC	
*Specifications same as 1B41AN.				ICOM	
			5	LO Domponsated DA	
				D EVO	
Excluding external ranging resistor errors.			6	R ₇ EXC	
Excluding external ranging resistor errors.			16	R _z EXC +15 V	
² Excluding external ranging resistor errors.			16	+15 V	
² Excluding external ranging resistor errors.			16 17	+15 V -15 V	
'All specifications use the test circuit of Figure 1. 2Excluding external ranging resistor errors. Specifications subject to change without notice.			16 17 22	+15 V -15 V	
² Excluding external ranging resistor errors.			16 17 22 23	+15 V -15 V V _o GND	
² Excluding external ranging resistor errors.			16 17 22 23 33	+15 V -15 V V _o GND LIN	
² Excluding external ranging resistor errors.			16 17 22 23 33 35	+15 V -15 V V _O GND LIN +V _{ISO}	
² Excluding external ranging resistor errors.			16 17 22 23 33 35 36	+15 V -15 V V _o GND LIN +V _{iso} LIN	
² Excluding external ranging resistor errors.			16 17 22 23 33 35	+15 V -15 V V _O GND LIN +V _{ISO}	

10

INSIDE THE 1B41

Referring to the functional block diagram, the ± 15 V power inputs provide power to both the output side circuitry and the power oscillator. The 25 kHz power oscillator provides both the timing information for the signal demodulator and drives transformer T2 for the input side power supplies. The secondary winding of T2 is half wave rectified and filtered to create the input side power.



1B41 Functional Block Diagram

Dual current sources of 0.25 mA are derived from the floating power supply and accomplish 3-wire compensation as well. This creates a voltage difference between the RTD and $\rm R_{\rm Z}$. This voltage is applied to the chopper stabilized differential amplifier. Linearization can be implemented at this stage by a simple jumper option. This creates a bow in the current source that nulls out the nonlinearity of Pt 100 RTDs.

The signal input (HI) is single pole filtered for noise rejection and antialiasing. PROT HI is the output node of the filter, and is used only for special input applications as described in the applications section of this data sheet.

The chopper stabilized gain stage amplifies the differential input voltage with a gain set by external resistors.

The signal is amplitude modulated onto a 25 kHz carrier and passed through the signal transformer T1. The synchronous demodulator restores the signal to the baseband. A two-pole active low pass stage filters out clock noise and completes a three-pole Butterworth filter formed with the input pole.

USING THE 1B41

Range Setting: The gain of the 1B41 is controlled on the input side by a pair of user provided resistors (see Figure 1). A feedback resistor of 20 k Ω $\pm 1\%$ is required between the feedback pin (Pin 38) and the gain pin (Pin 37). The gain setting resistor is connected between the gain pin (Pin 37) and input side common (Pin 4).

In the equations below $R_{\rm Z}$ is the value of the RTD resistance at the temperature at which zero volts outuut is desired, $R_{\rm HS}$ is the resistance of the RTD when the temperature is the average of the zero output temperature and the full-scale temperature, and $R_{\rm FS}$ is the resistance of the RTD at the full-scale temperature.

$$R_G = 20 \ k\Omega/(G-1)$$

$$R_{LIN} = 6.1 \ k\Omega(2Q-3)/(2-Q)$$

where
$$Q = \Delta R_{FS}/\Delta R_{HS}$$

 $G = (20 \text{ k}\Omega/\Delta R_{FS})(Q-1)$
 $\Delta R_{FS} = R_{FS}-R_Z$
 $\Delta R_{HS} = R_{HS}-R_Z$




Figure 1. 1B41 Basic Hookup

Since gain and linearization are interactive, it is recommended that any offset and span errors be removed in software or at a later stage in the data acquisition circuitry.

The accuracy of the resistor values must be taken into account when calculating the initial gain accuracy of an application. The initial accuracy of the 1B41 must then be added to the resistor errors to predict the total accuracy. Likewise, the ratiometric temperature coefficient of the gain and feedback resistors must be added to the temperature coefficient of the 1B41 to predict the total resulting thermal drift.

3-Wire Compensation: The 1B41 accomplishes 3-wire compensation by using matched current sources on both RTD EXC (Pin 3) and R_Z EXC (Pin 6). Figure 2 shows lead wires with resistances of R_{L1} , R_{L2} and R_{L3} . The following equation describes the error voltage caused by lead resistance and the current source mismatch.

$$V_{ERROR} = I_1 R_{L3} - I_2 R_{L2}$$

This equation depends upon the matching of the wire resistance and the matching of the 1B41 current sources. When all leads have the same resistance and the current sources are matched, no error is introduced.

For 2-wire RTDs, ICOM (Pin 4) can be connected as shown in Figure 1. This does not compensate for lead wire resistance.




Figure 2. 3-Wire Compensation

more negative. This causes the output of the 1B41 to get more positive.

Example: A 100 Ω platinum RTD, $\alpha=0.00385$, is 100 Ω at 0°C, 138.50 Ω at 100°C, and 175.84 Ω at 200°C.

$$R_Z = 100 \ \Omega, R_{HS} = 138.50 \ \Omega, R_{FS} = 175.84 \ \Omega$$

$$Q = \frac{175.84 - 100}{138.50 - 100} = 1.9699$$

$$R_{LIN} = \frac{6.1 \ k\Omega(2 \times 1.9699 - 3)}{(2 - 1.9699)} = 190.46 \ k\Omega$$

$$R_G = \frac{20 \ k\Omega}{255.78 - 1} = 78.5 \ \Omega$$

PERFORMANCE

CMR and **NMR**: Common mode rejection is a result of both isolation and filtering, and is dependent on signal frequency, conditioner gain and source impedance imbalance.

The CMR performance is also enhanced by low pass filtering, giving an effective CMR of 160 dB at 60 Hz ($f_C = 3$ Hz) at the output of the filter.

Gain Nonlinearity: 1B41 gain nonlinearity is defined as the deviation of the output voltage from the best straight line and is specified as % peak-to-peak of a ± 10 V output span.

APPLICATION EXAMPLES

Input Protection: Although the 1B41 provides ± 1500 V of common mode protection, it is sometimes desirable to have some level of normal mode protection as well. The signal input of the 1B41 is normally less than 500 mV but could be very large under a fault condition.




Figure 3. 120 V/240 V AC Normal Mode Input Protection

the diode properties of the base emitter junction. When the emitter is more positive than the base, the transistor functions as a forward biased diode. When the emitter is negative with respect to the base, the junction is a very low leakage Zener diode with a breakdown voltage of about $-8~\rm V$. This serves as a voltage clamp for LO and PROT HI. A fault voltage applied between ICOM and either of the two inputs will appear mostly across the 40 k Ω resistor. The power dissipated in the resistor is approximately 1.44W for a 240 V fault.

Each current source is protected by a MOSFET and a diode. The MOSFET is an n-channel enhancement mode device. The RTD EXC and $\rm R_Z$ EXC pins are normally about -3.5 V with respect to ICOM. The voltage at $\rm +V_{ISO}$ is about +6.5 V, yielding a $\rm V_{GS}$ of about 10 V. For normal operation, the FET must be saturated on. A device with a threshold voltage of less than 5 V at 1 mA $\rm I_{DS}$ guarantees saturation.

The $V_{\rm DS}$ breakdown voltage must be greater than the expected fault voltage. At 240 V rms, the peak voltage is 339V, so the FET must have a breakdown voltage of at least 350 V. The power dissipation requirements are minimal, however. The power dissipated in the FET under fault mode is 240 V×0.25 mA×0.5 = 30 mW. The factor of 0.5 is due to the 50% duty cycle. This allows a compact TO-92 packaged device, such as the VNI0650

During the other half of the cycle, the fault voltage is applied across the series diode. The diode must have a reverse breakdown voltage of at least 350 V.

Other RTD Measurements. The 1B41 can be configured for making differential measurements using 2-wire RTDs. As shown in Figure 4, the two RTDs are connected between ICOM and HI and LO. The current sources at $\rm R_Z$ EXC and RTD EXC create a differential signal across HI and LO that is proportional to the difference in resistance of the two RTDs. The following equation shows how to calculate $\rm R_G$ for applications where hardware linearization is not desired.

$$R_G = \frac{40 \ k\Omega}{G - 2}$$

The LIN pins (Pins 33 and 36) must be left unconnected to maintain a constant current source.




Figure 4. Differential RTD Measurement

1B51

FEATURES

Functionally Complete Precision Conditioner High Accuracy

Low Input Offset Tempco: ±0.1μV/°C

Low Nonlinearity: ±0.025% High CMR: 160dB (60Hz, G=1000V/V)

High CMV Isolation: 1500V rms Continuous

240V rms Input Protection

Small Package: 1.0"×2.1"×0.35" DIP

Isolated Power

Low Pass Filter (fc=3Hz)

Pin Compatible with 1B41 Isolated RTD Conditioner

APPLICATIONS

Multichannel Thermocouple Temperature Measurement

Low Level Data Acquisition Systems Industrial Measurement & Control Systems


GENERAL DESCRIPTION

The 1B51 is a precision, mV/thermocouple signal conditioner that incorporates a circuit design utilizing transformer based isolation and automated surface mount manufacturing technology. It provides an unbeatable combination of versatility and performance in a compact plastic package. Designed for measurement and control applications, it is specially suited for harsh environments with extremely high common-mode interference. Unlike costlier solutions that require separate dc/dc converters, each 1B51 generates its own input side power, providing true, low cost channel-to-channel isolation.

Functionally, the signal conditioner consists of three basic sections: chopper stabilized amplifier, isolation and output filter. The chopper amplifier features a highly stable offset tempco of $\pm 0.1 \mu \text{V/}^{\circ}\text{C}$ and resistor programmable gains from 2 to 1000. Wide range zero suppression can be implemented at this stage.

The isolation section has complete input to output galvanic isolation of 1500V rms continuous using transformer coupling techniques. Isolated power of 2mA at ± 6.2 V is provided for ancillary circuits such as zero suppression and open-input detection. Filtering at 3Hz is implemented by a passive antialiasing filter at

FUNCTIONAL BLOCK DIAGRAM



the front end and a two-pole active filter at the output. Overall NMR is 60dB and CMR is 160dB min @ 60Hz, G=1000.

The 1B51 is specified over -25° C to $+85^{\circ}$ C and operates over the industrial (-40° C to $+85^{\circ}$ C) temperature range.

DESIGN FEATURES AND USER BENEFITS

High Noise Rejection: The combination of a chopper stabilized front end with a low pass filter provides high system accuracy in harsh industrial environments as well as excellent rejection of 50/60Hz noise.

Input Protection: The input is internally protected against continuous application of 240V rms.

Low Cost: The 1B51 offers a very low cost per channel for high performance, isolated, low level signal conditioners.

Wide Range Zero Suppression: This input referred function is a convenient way to null large input offsets.

Low Pass Filter: The three pole active filter (f_C =3Hz) reduces 60Hz noise and aliasing errors.

Small Size: The 1B51 package size $(1.0"\times2.1"\times0.35")$ and functional completeness make it an excellent choice in systems with limited board space and clearance.

10

1B51—SPECIFICATIONS (typical @ $+25^{\circ}$ C and $V_s = \pm 15V$ unless otherwise noted)


Model	1B51AN	1B51BN			
GAIN Gain Equation	$G = \left[1 + \frac{R_{FB}}{R_G}\right] \times 2$		OUTLIN	E DIMEN	SIONS
Gain Error Gain Temperature Coefficient ¹ Gain Nonlinearity	1% max 50ppm/°C ±0.035% (±0.05% max)	* D * ±0.025% (±0.04% max)	imensions sh	own in inche	
OFFSET VOLTAGES Input Offset Voltage Initial, @ +25°C (Adjustable to Zero) vs. Temperature vs. Time, Noncumulative Output Offset Voltage Initial vs. Temperature	25μV (100μV max) ±0.1μV/°C (±0.5μV/°C max) ±1μV/month max -50mV -175μV/°C		-0.80	(20.3) TYP-	0.03 0 (1 N N N N N N N N N N N N N N N N N N
NPUT OFFSET CURRENT Initial vs. Temperature	0.6nA (2.5nA max) ±2.5pA/°C (12.5pA/°C max)	Continuous *	YP - 17 - 17 - 16 -	22 0	2.10
INPUT BIAS CURRENT Initial @ +25°C vs. Temperature	10nA 10pA/°C	*	В	оттом	(53.3) MAX
NPUT IMPEDANCE Power On Power Off	50MΩ 40kΩ min	sted RTD Conditioner .	ilo II PAG	VIEW	1.60 (40.6)
INPUT VOLTAGE RANGE Linear Differential Input Max CMV, Input to Output ac, 60Hz, Continuous Continuous, de CMR @ 60Hz, IkΩ Source Imbalance, G=1000 NMR @ 60Hz Transient Protection	±10mV to ±5V 1500V rms ±2000V 160dB min IEBE-STD 472 (SWC)	* (2.54) * (74) * * * * * * * * * * * * *	05 04 02 101	34 Q 35 Q 37 Q 38 Q	0.1 (2.54) TYP
NPUT NOISE Voltage, 0.1Hz to 10Hz, 1kΩ Source Imbalance	lμV p-p	couple signal conditioner *	aV/thermo		
RATED OUTPUT Voltage, 2kΩ Load, min Current Output Noise, dc to 100kHz Impedance, dc	±10V ±5mA 1mV p-p	izing treasformer based uso manufacturing rechnology, or of versatility and performan- Designed for measurement			ion and autor
FREQUENCY RESPONSE Bandwidth, -3dB	dc to 3Hz	ly suited for harsh environ- mode interference, Unlikt		DESIGNA	TION OF THE
ISOLATED POWER Voltage, No Load Current Regulation, No Load to Full Load Ripple	±6.2V±5% 2mA 7.5% 250mV p-p	e de/de converters, rech wer, providing true, low consists of three posterons	4	PROT HI ICOM LO +15V -15V V _o	elier solution 51 generates st channel-to- netionally, th
POWER SUPPLY Voltage, Rated Performance Voltage, Operating Current, Quiescent PSRR	±15V dc ±13.5V to ±18V +12mA @ +15V, -4mA @ -15V 0.1%/V	olation and output filter. hly stable offset tempoo of the gains from 2 to 1000. interprepared at this year.	23 34 35	GND -V _{ISO} +V _{ISO}	ns: chopper a e chopper an Light Cond
ENVIRONMENTAL Temperature Range Rated Performance Operating Storage Relative Humidity	-25°C to +85°C -40°C to +85°C -40°C to +85°C 0 to 95% @ +60°C	put to output galvanic iso- g transformer coupling trab 5.2V is provided for ancil- and open input detection.		rins contin i power of	on of 1500V pres. Isolared
CASE SIZE ASSESSED AND	1.00"×2.10"×0.35" (25.4×53.3×8.9)mm	passive annalissing filter at			

NOTES
*Specifications same as 1B51AN.

¹See graph in text.

Specifications subject to change without notice.





Functional Block Diagram

INSIDE THE 1B51

Referring to the functional block diagram, the ±15V power inputs provide power to both the output side circuitry and the power oscillator. The 25kHz power oscillator provides the timing information for the signal demodulator and drives power transformer T2 for the input side power supplies. The secondary winding of T2 is half wave rectified and filtered to create the input side bipolar unregulated supplies.

The signal input (HI) is single-pole filtered for noise rejection and antialiasing. The protection clamps limit the voltage at = 30.003 + = 3000 PROT HI to ±8V. Thus, a large voltage applied between HI and input common (I COM) appears mostly across the input

The chopper stabilized gain stage amplifies the differential input voltage with a gain set by external resistors. The voltage at the inverting input of the chopper stabilized amplifier (LO) should be equal to the input voltage at which the desired output voltage is zero. This is a true input referred zero suppression function.

The signal is amplitude modulated onto a 25kHz carrier and passed through the signal transformer T1. The synchronous demodulator restores the signal to the baseband. A two-pole active low pass stage filters out clock noise and completes a three-pole Butterworth filter formed with the input pole.




Figure 1. Input Gain Setting and Zero Supression

USING THE 1B51 Gain Setting:

The gain of the 1B51 is controlled on the input side by a pair of

user provided resistors (see Figure 1). A feedback resistor of between $10k\Omega$ and $20k\Omega$ is required between the feedback pin (FB) and the gain pin. The gain setting resistor is connected between the gain pin and input side common (ICOM). The gain equation is

$$G = \left[1 + \frac{R_{FB}}{R_G}\right] \times 2$$

Gains of 2-1000 can be achieved by adjusting this ratio.

The accuracy of the resistor values must be taken into account when calculating the initial gain accuracy of an application. The initial accuracy of the 1B51 must then be added to the resistor errors to predict the total accuracy. Likewise, the ratiometric temperature coefficient of the gain and feedback resistors must be added to the temperature coefficient of the 1B51 to predict the total resulting thermal drift.

It is possible to use a trimming potentiometer to correct for initial gain and system gain errors. The feedback resistor can be comprised of a resistor in series with a trimming potentiometer, as long as the total resistance remains between $10k\Omega$ and $20k\Omega$. Alternatively, the gain resistor can also be an adjustable resistor. In general, the greater the trim range, the coarser the resolution.

Zero Suppression:

Since the 1B51 is a differential input device, true input referred zero suppression can be accomplished (see Figure 1). A voltage reference powered by the input side power supplies is applied to the LO terminal. Since the transfer function is

$$V_O = (V(HI) - V(LO)) \times GAIN$$

the input voltage for which the desired output is zero should be applied to the LO pin. The equation is

$$V_Z = 1.25(R_2/(R_1 + R_2))$$

Any drift of this input zero suppression voltage appears as offset drift, so a temperature stable reference should be used. The source impedance at the LO terminal should be kept below

The 1B51 can sense an open thermocouple or broken input line with the addition of an external resistor. By connecting a $220M\Omega$ resistor between the HI pin and the positive or negative isolated supply, an open input will cause a positive or negative full scale output, respectively.

To preserve the normal mode input protection capability of the 1B51, the resistor must be able to withstand 220Vac. A high voltage rating can be obtained by connecting lower value resistors in series.

Cold Junction Compensation:


When using a thermocouple as an input to the 1B51, a second thermocouple junction is formed at the terminations of the thermocouple wires, commonly referred to as the cold junction. The measured output voltage of the sensor is the voltage generated by the thermocouple minus the voltage generated by the cold junction.

Since thermocouples are specified with 0V representing 0°C, it would be ideal to maintain the cold junction at 0°C. A more practical approach involves adding a temperature dependent voltage to the thermocouple signal so as to oppose the cold junction effects. This type of correction is known as cold junction compensation.

Many different methods are commonly used to implement cold junction compensation. Usually a thermistor or a semiconductor sensor is used to generate the cold junction voltage. The slope mocouple. Therefore, the cold junction compensation depends on the thermocouple type.

Sometimes, one cold junction compensation sensor is used by a number of thermocouple channels. This is accomplished by measuring the temperature of the connection block directly, and adding the appropriate voltage to each uncompensated thermocouple channel after the gain has been taken. In all cases, the cold junction sensor must be in the thermal proximity with the connection block.


Figure 2 shows a monolithic cold junction compensation device used with the 1B51. The Analog Devices AC1226 measures the ambient temperature and generates the appropriate cold junction voltage for several different thermocouple types.




*PIN NUMBER DEPENDS ON THERMOCOUPLE TYPE SEE AC1226 DATA SHEET FOR DETAILS.

Figure 2. 1B51 Cold Junction Compensation


TYPICAL PERFORMANCE CURVES ($@T_A = +25^{\circ}C, V_S = \pm 15V$)




Gain vs. Temperature



+VISO Ripple vs. Capacitance



CMR vs. Gain



+VISO VS. Load



High Performance, 4–20mA Output Voltage-to-Current Converter

2B20

FEATURES

Complete, No External Components Needed Small Size: 1.1" x 1.1" x 0.4" Module Input: 0 to +10V; Output: 4 to 20mA

Low Drift: 0.005%/°C max; Nonlinearity: 0.005% max

(2B20B)

Wide Temperature Range: -25°C to +85°C

Single Supply: +10V to +32V

Meets ISA Std 50.1 for Type 3, Class L and U, Nonisolated

Current Loop Transmitters

Economical

APPLICATIONS

Industrial Instrumentation and Control Systems
D/A Converter — Current Loop Interface
Analog Transmitters and Controllers
Remote Data Acquisition Systems

GENERAL DESCRIPTION

Model 2B20 is a complete, modular voltage-to-current converter providing the user with a convenient way to produce a current output signal which is proportional to the voltage input. The nominal input voltage range is 0 to +10V. The output current range is 4 to 20mA into a grounded load.


Featuring low drift $(0.005\%)^{\circ}$ C max, 2B20B) over the -25° C to $+85^{\circ}$ C temperature range and single supply operation (+10V to +32V), model 2B20 is available in two accuracy grades. The 2B20B offers precision performance with nonlinearity error of 0.005% (max) and guaranteed low offset error of $\pm 0.1\%$ max and span error of $\pm 0.2\%$ max, without external trims. The 2B20A is an economical solution for applications with lesser accuracy requirements, featuring nonlinearity error of 0.025% (max), offset error of $\pm 0.4\%$ (max), span error of $\pm 0.6\%$ (max), and span stability of $0.01\%/^{\circ}$ C max.

The 2B20 is contained in a small (1.1" x 1.1" x 0.4"), rugged, epoxy encapsulated package. For maximum versatility, two signal input ($V_{\rm IN1}$ and $V_{\rm IN2}$) and two reference input (REF_{IN1} and REF_{IN2}) terminals are provided. Utilizing terminals $V_{\rm IN1}$ and REF_{IN1} eliminates the need for any external components, since offset and span are internally calibrated. If higher accuracy (up to $\pm 0.01\%$) is required, inputs $V_{\rm IN2}$ and REF_{IN2} with series trim potentiometers may be utilized.

APPLICATIONS

Model 2B20 has been designed for applications in process control and monitoring systems to transmit information between subsystems or separated system elements. The 2B20 can serve as a transmission link between such elements of process con-

FUNCTIONAL BLOCK DIAGRAM



trol system as transmitters, indicators, controllers, recorders, computers, actuators and signal conditioners.

In a typical application, model 2B20 may act as an interface between the D/A converter output of a microcomputer based system and a process control device such as a variable position valve. Another typical application of the 2B20 may be as a current output stage of a proportional controller to interface devices such as current-to-position converters and current-to-pneumatic transducers.

DESIGN FEATURES AND USER BENEFITS

Process Signal Compatibility: To provide output signal compatibility, the 2B20 meets the requirements of the Instrument Society of America Standard S50.1, "Compatibility of Analog Signals for Electronic Industrial Process Instruments" for Type 3, Class L and U, nonisolated current loop transmitters.

External Reference Use: For increased flexibility, when ratiometric operation is desired, the 2B20 offers a capability of connecting an external reference (i.e., from multiplying D/A converter) to the REF_{IN2} terminal.

Wide Power Supply Range: A wide power supply range (+10V to +32V dc) allows for operation with either a +12V battery, a +15V powered data acquisition system, or a +24V powered process control instrumentation.

2B20-SPECIFICATIONS (typical @ +25°C and $v_s=\pm 15 v$ unless otherwise noted)

Model - Control of the Control of	2B20A	2B20B
INPUT SPECIFICATIONS	OF CAMEROR	
Voltage Signal Range	0 to +10V	•
Input Impedance	10kΩ	•
OUTPUT SPECIFICATIONS		
Current Output Range ¹ Load Resistance Range ²	4 to 20mA	•
V _S = +12V	0 to 350Ω max	
V _S = +15V	0 to 500Ω max	
$V_S = +24V$	0 to 950Ω max	
NONLINEARITY (% of Span)	±0.025% max	±0.005% max
ACCURACY ³		
Warm-Up Time to Rated Specs Total Output Error @ +25°C ^{3,4}	1 minute	
Offset (V _{IN} = 0 volts)	±0.4% max	±0.1% max
Span (V _{IN} = +10 volts)	±0.6% max	±0.2% max
vs. Temperature (-25°C to +85°C)	(P)	
Offset (V _{IN} = 0 volts)	±0.01%/°C max	±0.005%/°C max
Span ($V_{IN} = +10 \text{ volts}$)	±0.01%/°C max	±0.005%/°C max
DYNAMIC RESPONSE		
Settling Time - to 0.1% of F.S.		
for 10V Step	25μs	
Slew Rate	2.5mA/μs	
REFERENCE INPUT ⁵		
VOILAGE	T2.3 V UC	14.0
Input Impedance	10kΩ	error men
POWER SUPPLY	om promentique isolo e	ртосисе ін и
Voltage, Rated Performance	+15V dc	analov s
Voltage, Operating	+10V to +32V dc max	TWO SITT V
Supply Change Effect (% of Span)6		
on Offset	±0.005%/V	ritio contra
on Span bata trattavacco nortico	±0.005%/V	the -25°C devic
Supply Current	6mA + I _{LOAD}	ration (+10V prieu
TEMPERATURE RANGE	THE PRESTAURT OF	out motory
Rated Performance	-25°C to +85°C	earl total Aloi
Storage	-55°C to +125°C	POPE WEIGHT
CASE SIZE VALIDERS OF , 1.622 by	1.125" X 1.125" X 0.4"	u l cuique The — patri with lesser — Saci
SOUL BOY "ASTRONOMICAL TOWN LINES	subset beauty all subsite	100 CO

NOTES

*Specifications same as 2B20A.

¹ Current output sourced into a grounded load over a supply voltage range of +10V to +32V.

² See Figure 1 for the maximum load resistance value over the power supply range.

³ Accuracy is guaranteed with no external trim adjustments when REF_{IN} is connected to REF_{OUT}.
⁴All accuracy is specified as % of output span where output span is 16mA (±0.1%=±0.016mA output error).


⁵ Reference input is normally connected to the reference output (+2.5V dc).

⁶ Optional trim pots may be used for calibration at each supply voltage.

Specifications subject to change without notice.

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).



MATING SOCKET: AC1016

LOAD RESISTANCE RANGE

The load resistance is the sum of the resistances of all connected receivers and the connection lines. The 2B20 operating load resistance is power supply dependent and will decrease by 50 ohms for each 1 volt reduction in the power supply. Similarly, it will increase by 50 ohms per volt increase in the power supply, but must not exceed the safe voltage capability of the unit.




Figure 1. Maximum Load Resistance vs.
Power Supply

PRINCIPLE OF OPERATION

The design of the 2B20 is comprised of high performance op amps, precision resistors and a high stability voltage reference to develop biasing and output drive capability. The 2B20 is designed to operate from a single positive power supply over a wide range of +10V to +32V dc and accepts a single ended, 0 to +10V voltage input. The internal reference has nominal output voltage of +2.5V (REF_{OUT}) and is used to develop 4mA output current for a zero volts input when REF_{IN} is connected to REF_{OUT}.

The output stage of the 2B20 utilizes a sensing resistor in the feedback loop, so the output current is linearly related to the voltage input and independent of the load resistance. There is no minimum resistance for the loads driven by the 2B20; it can drive even a short circuit with no damage to the unit. The maximum resistance of the load as seen by the unit (resistance of the load plus the resistance of the connecting wire) is limited. The maximum external loop resistance, R_L, is given by:

$$R_L(\Omega) \max = \left(\frac{+V_S - 5V}{20mA}\right)$$

Figure 1 shows the operating region of the 2B20. The load must be returned to power supply common. The voltage appearing between I_{OUT} (pin 5) and COM (pin 2) should not exceed V_{max} = + V_{S} – 5V. Exceeding this value (up to +32V dc) will not damage the unit, but it will result in a loss of linearity.

The basic connections of the 2B20 are shown in Figure 2.




Figure 2. Basic Connections Diagram

OPTIONAL CALIBRATION AND TRIM PROCEDURE

Model 2B20's factory trimmed offset error is ±0.1% max and span error is ±0.2% max (2B20B). In most applications, further trimming will not be required. If it is necessary to obtain calibrated accuracy of up to ±0.01%, or, if a high signal source resistance (with respect to $10k\Omega$) introduces calibration error, inputs V_{IN2} and REF_{IN2} and optional trim pots should be used with V_{IN1} and REF_{IN1} open. To perform external trims, connect 500Ω potentiometers in series with V_{IN2} (span trim) and REF_{IN2} (offset trim) as shown in Figure 3. Adjust span pot, monitoring voltage drop across R_{LOAD} , to obtain an output voltage of 5.000V ($I_{OUT}\!=\!20\text{mA}$) for a +10V input. Next, with 0 volts input, adjust offset pot to obtain 1.000V output ($I_{OUT}\!=\!4\text{mA}$). Check both offset and span and retrim if necessary after each adjustment.




Figure 3. Model 2B20 Connections Using Optional Offset and Span Trims

CONNECTING THE 2B20 FOR 0 TO 10mA OUTPUT

The 2B20 may be utilized in applications requiring 0 to 10mA current output for a 0 to +10V input voltage range as shown in Figure 4a. To obtain 0mA output for 0V input, adjust the offset potentiometer until there is no current flowing in the output. The 2B20 span calibration may be adjusted by a $2k\Omega$ gain potentiometer in series with the V_{SIG} input.




Figure 4a. 2B20 Configuration for 0 to 10mA Operation

CONNECTING THE 2B20 FOR 0 TO 20mA OUTPUT
The 2B20 may also be configured for use in applications
requiring 0 to 20mA output for a 0 to +10V input range as

shown in Figure 4b. To obtain 0mA output for 0V input, adjust the offset potentiometer. The 2B20 span calibration may be adjusted by a $2k\Omega$ gain potentiometer in series with the V_{SIG} input.

OFFSET

17.8k

8 8

8 0

10k

6.65k

2 0.1µF

OTO 20mA

10uT

RLOAD

20k

20k

20k

20k

4.22k

15V

4.22k

Figure 4b. 2B20 Configuration for 0 to 20mA Operation

In many industrial applications, it may be necessary to protect the 4 to 20mA output from accidental shorts to ac line voltages. The circuit shown in Figure 5 can be used for this purpose. The maximum permissible load resistance will be lowered by a fuse resistance value when protection circuitry is utilized.




Figure 5. Output Protection Circuitry Connections

APPLICATIONS

Interfacing Voltage Output D/A Converters: The 2B20 is well suited in applications requiring 4 to 20mA output from D/A converters. The voltage necessary to power the current loop can be derived from the same +15V supply that is used to power the converter. The D/A converter, such as the 12-bit AD DAC80, should be connected for operation on the unipolar 0 to +10V output range. This is shown in Figure 6. After the load resistor connection has been made, the current loop can be calibrated using the offset and span adjustment potentiometers associated with the 2B20 (or the AD DAC80). First, a digital input code of all ones is loaded into the D/A, and the offset adjustment potentiometer is adjusted for a current output of exactly 4mA. Then, a digital code of all 0s is loaded into the D/A, and the span adjustment potentiometer is adjusted for a voltage across the load that corresponds to a current of 20mA -1LSB = 19.9961mA.




Figure 6. AD DAC80 - 4 to 20mA Current Loop Interface

Interfacing Current Output D/A Converters: To interface current output D/A converters, such as the AD562, a circuit configuration illustrated in Figure 7 should be used. Since the AD562 is designed to operate with an external +10V reference, the same external reference may be utilized by the 2B20 for ratiometric operation. The output of the AD562 is used to drive the summing junction of an operational amplifier to produce an output voltage. Using the internal feedback resistor of the AD562 provides a 0 to +10V output voltage range suitable to drive the 2B20.




Figure 7. 12-Bit - 4 to 20mA Current Loop Interface

Microcomputer — Current Loop Interface: Figure 8 shows a typical application of the 2B20 in a multichannel microcomputer analog output system. When a microcomputer is to control a final control element, such as a valve positioner, servomechanism or motor, an analog output board with 4 to 20mA outputs is often necessary. The output boards typically have from one to eight channels, each with its own D/A converter. The 2B20, in a compact package, allows for an easy installation without any additional components and offers a 12-bit system compatible performance.




Figure 8. Microcomputer Analog Output Subsystem

Pressure Control System: In Figure 9, model 2B20 is used in a proportional pressure control system. The 3-15psi working pressure of a system is monitored with a pressure transducer interfaced by the model 2B31 signal conditioner. The high level voltage output of the 2B31 is converted to a 4 to 20mA to provide signal to the limit alarm and proportional control circuitry. A current-to-position converter controlling a motorized valve completes the pressure-control loop.




Figure 9. Proportional Pressure Control System

Isolated 4 to 20mA Output: For applications requiring up to ±1500V dc input to output isolation, consider using Analog Devices' model 2B22 isolated voltage-to-current converter.



Voltage-to-Current Converter

2B22

FEATURES

Wide Input Range: 0 to +1V to 0 to +10V

Standard Output Range: 4 to 20mA

High CMV Input/Output Isolation: 1500V dc Continuous

Low Nonlinearity: 0.05% max, 2B22L Low Span Drift: 0.005%/°C max, 2B22L

Single Supply: +14V to +32V

Meets IEEE Std 472: Transient Protection (SWC)
Meets ISA Std 50.1: Isolated Current Loop Transmitters

APPLICATIONS

Industrial Instrumentation and Process Control Ground Loop Elimination High Voltage Transient Protection D/A Converter — Current Loop Interface Analog Transmitters and Controllers Remote Data Acquisition Systems

GENERAL DESCRIPTION

Model 2B22 is a high performance, compact voltage-to-current converter offering 1500V dc input to output isolation in interfacing standard process signals. The input stage of the model 2B22 is single resistor programmable to accept voltage ranges from 0 to +1V to 0 to +10V. The isolated output current range is 4 to 20mA, and the 2B22 can be operated with 0 to 1000Ω grounded or floating loads.


Using modulation techniques with transformer isolation for reliable performance, the 2B22 is available in three accuracy selections offering guaranteed nonlinearity error (2B22L: $\pm 0.05\%$ max, 2B22K: $\pm 0.1\%$ max, and 2B22J: $\pm 0.2\%$ max) and guaranteed low span drift: $\pm 0.005\%$ C max, $\pm 0.01\%$ C max, and $\pm 0.015\%$ C max, respectively. The internally trimmed span and offset errors are $\pm 0.1\%$ max for the 2B22L and $\pm 0.25\%$ max for the 2B22L and $\pm 0.25\%$ max for the 2B22J/2B22K. Both span and offset are adjustable by the optional external potentiometers.

Featuring a wide range, single supply operation (+14V to +32V), the 2B22 provides isolated +28V loop power and is capable of delivering rated current into an external 0 to 1000Ω load resistance. The unique output stage configuration also allows the user to utilize an optional external loop power supply to interface systems designed for a two-wire operation.

APPLICATIONS

Model 2B22 has been specifically designed for high accuracy applications in process control and monitoring systems to offer complete galvanic isolation and protection against damage from transients and fault voltages in transmitting information between subsystems or separated system elements. The 2B22

FUNCTIONAL BLOCK DIAGRAM



meets the requirements of the Instrument Society of America Std. 50.1 "Compatibility of Analog Signals for Electronic Industrial Process Instruments" for Type 4, Class U isolated current loop transmitters.

In the industrial environment, model 2B22 can serve as a transmission link between such system elements as transmitters, indicators, controllers, recorders, computers, actuators and signal conditioners. In data acquisition and control systems, the 2B22 may act as an isolated interface between the D/A converter output of a microcomputer and standard 4 to 20mA analog loops.

DESIGN FEATURES AND USER BENEFITS

High Reliability: Model 2B22 is a conservatively designed, compact module capable of reliable operation in harsh environments. To assure high reliability, the 2B22 has a calculated MTBF of over 270,000 hours and has been designed to meet the IEEE Standard for Transient Voltage Protection (472-1974: Surge Withstand Capability).

Process Signal Compatibility: The versatile input stage design with a single resistor gain adjustment enables the 2B22 to accept any one of the standard inputs—0-1V, 0-10V, 1-5V; or 1-5mA, 4-20mA, 10-50mA; and provide standard, isolated 4-20mA output.

Isolated Loop Power: Internal 28V dc loop supply, completely isolated from the input power terminals ($\pm 1500V$ dc isolation), provides the capability to drive 0 to 1000Ω loads and eliminates the need for an external dc/dc converter.

2B22—**SPECIFICATIONS** (typical @ $+25^{\circ}$ C and $V_s = \pm 15V$ unless otherwise noted)

Model	2B22J	2B22K	2B22L	OUTLINE DIMENSIONS
INPUT SPECIFICATIONS	mt_oneth			Dimensions shown in inches and (mm
Voltage Signal Range, G = 1.6mA/V	0 to +10V	N. W.		to well to be and the little
G = 16mA/V	0 to +1V 1.6 to 16mA/V	•	·	3.04 MAX (77.2)
Maximum Safe Input	+15V			
Input Impedance	10ΜΩ			MODEL 2B22
OUTPUT SPECIFICATIONS	115-10-10-10-10-10-10-10-10-10-10-10-10-10-			MODEL 2022
Current Output Range	4 to 20mA			0.040 (1.02)
Load Resistance Range, VS = +14V to +32V,				0.20 MIN (5.08) 0.26 MAX (6.35)
Internal Loop Power	0 to 1000Ω max			0,26 MAX (6.35)
Maximum Output Current,	25-4			1 REF OUT +CURRENT OUT 110-
Input Overload Output Ripple, 100Hz Bandwidth	25mA		de Continuous	O 2 REF IN
G = 1.6mA/V	60μA pk-pk	40-1 Trans		O3 GAIN
NONLINEARITY (% of Span)	±0.2% max	±0.1% max	±0.05% max	OS GAIN OF GAIN OF INPUT
	10.2% max	±0.1% max	10.03 % max	6 SIG COM
CMV, INPUT TO OUTPUT	15007	- T men	· (5982)	HO 7 PWR COM +VI non quit 130-
ac, 60Hz, 1 Minute Duration Continuous, ac or de	1500V rms ±1500V pk max		• Constant of the	- \$ +V ₈
	21300 V PK IIIAX	V-(g), 72,000	stentinenati 4	- 9 SYNC IN
CMR, INPUT TO OUTPUT 60Hz, 1kΩ Source Imbalance	90dB	(3) PATO DES		08 1/6 09 5/10
	JUD		v find to	BOTTOM VIEW _ n + (0.54) COUR
ACCURACY ¹	NOTALUGER			WEIGHT: 150 gms. ————————————————————————————————————
Warm Up Time to Rated Performance 5 Minut Total Output Error @ +25°C ¹ , ²	cs			
Offset (V _{IN} = 0V)	±0.25% max	±0.25% max	±0.1% max	
Span (V _{IN} = +10V)	±0.25% max	±0.25% max	±0.1% max	INTERCONNECTION DIAGRAM
vs. Temperature (0 to +70°C, G = 1.6mA/V)		- (a) Tue swel		Model 2B22 can be applied directly
Offset (V _{IN} = 0V)	±0.01%/°C max	±0.005%/°C max	±0.0025%/°C max	achieve rated performance as shown
Span (V _{IN} = +10V)	±0.015%/°C max	±0.01%/°C max	±0.005%/°C max	Figure 1 below. The input stage gain
vs. Temperature (0 to +70°C) Offset (V _{IN} = 0V, G = 1.6mA/V to				1.6mA/V, to convert a 0 to +10V signal
16mA/V)	±0.01%/°C	±0.005%/°C	±0.0025%/°C	
Span $(G = 1.6 \text{mA/V} \text{ to } 16 \text{mA/V})^3$	±0.015%/°C	±0.01%/°C	±0.005%/°C	into a 4 to 20mA output current, is
DYNAMIC RESPONSE	and the second s	Section of the sectio	Ter action in	tained with the values shown. A sing
Settling Time — to 0.1% of F.S. for 10V Step	300μs	ansubni	t stage of the.	polarity power supply (+14V to +32
Slew Rate	0.06mA/μs	*0911ND	o accept voltage.	should be connected to pin 8. To eli
REFERENCE INPUT	morium laryeub	ni odi ni	rapo regres Los	nate ground loops, the user should e
Voltage	+2.5V dc	transmis	drive became	that the signal return (common) lead
Input Impedance	6kΩ		THE WAS STORY	not carry the power supply current.
OSCILLATOR	A SHARE STATE OF THE STATE OF T	marks desired		er common (pin 7) and signal comm
Frequency, Internal Oscillator	100kHz ± 10%	near bus	r isolation for	
External Sync Input	100kHz ± 10% max	di sinai	three securees	(pin 6) should be tied at the power s
Frequency Waveform	Square wave,	D/A con	rise (2/8/221. •	common terminal. The voltage diffe
Waveloilli	50% duty cycle			between pins 6 and 7 should not exc
Voltage	20V p-p		TO THE REAL PROPERTY.	0.2V. An internal dc-dc converter pr
POWER SUPPLY	DA GOOD TANK	THE PERSON NAMED IN	The second second	vides isolated output loop power (pi
Voltage, Rated Performance		s#LdyiH	AND AREATORI	and 14), which is connected externa
Voltage, Operating	+14V to +32V dc	rasquitoo	the 2B22L and	the current output terminals (pins 1
Supply Current (at Full Scale Output)	THE RESERVE	nganivnia	and offset are	
Using Internal Loop Power	100mA	· Arrivo	FISTS	12) and a load resistance. The stand
Using External Loop Power Supply Change Effect (% of Span)	50mA	v harmin		to 20mA current output signal is deli
on Offset (V _{IN} = 0V)	±0.0005%/V	a transfer	01 A + 1 + 1 tit	into any external load between zero
on Span $(V_{IN} = +10V)$	±0.0005%/V	1100001	st pant tomed is	1000Ω.
TEMPERATURE RANGE	(a)	100	enobit es à lant es	le of delivering rated current into an e
Rated Performance	0 to +70°C	3092013	la vela noine uni	esistance. The unique your par stage con
Operating State of the State of	-25°C to +75°C	R. E. KLIDA	danie sowee sunal	Vs (+14V TO+32V de)
Storage VOI-0 VI-0-230000 bank	-55°C to +85°C	ena irgeo	The state of the s	2480
Diolage	2.2" × 3" × 0.6"	Aar8-f		CO-2-0-8-9-00 C
				REF REF PWR +Vs SYNC SYNC +VLOOP OUT 13
CASE SIZE Whisbusie abivorq bus : A	tuerno			(3) GAIN
CASE SIZE DESCRIBE SULVOYS DIE : A	trim . Magazo			+ CURRENT (1)
CASE SIZE NOTES 1 Accuracy is guaranteed at G = 1.6mA/V with no external adjustments when connected as shown in Figure 1.			or high accuracy.	GAIN // OUT Y
CASE SIZE NOTES Accuracy is guaranteed at G = 1.6mA/V with no external adjustments when connected as shown in Figure 1. 24ll accuracy is % of span where span is 16mA (±0.1% = ±	0.016mA error).			GAIN //
CASE SIZE NOTES 1 Accuracy is guaranteed at G = 1.6mA/V with no external adjustments when connected as shown in Figure 1.	0.016mA error). nt – a low T.C.		a te on services	(4) GAIN SO CURRENT (12) OUT (12)
CASE SIZE NOTES 'Accuracy is guaranteed at G = 1.6mA/V with no external adjustments when connected as shown in Figure 1. 'All accuracy is % of span where span is 16mA (10.1% = 2.5pan T.C. for gains higher than 1.6mA/V is RQ depender (110ppm/°C) RQ is recommended for best performance. *Specifications same as 2821.	0.016mA error). nt – a low T.C.			(4) GAIN SO CURRENT (12) OUT (12)
CASE SIZE NOTES 1 Accuracy is guaranteed at G = 1.6mA/V with no external adjustments when connected as shown in Figure 1. 2 All accuracy is % of span where span is 16mA (20.1% = 2 3 5 pan T.C. for gain higher than 1.6mA/V is R _G depender (10ppm/ C) R _G is recommended for best performance.	0.016mA error). nt – a low T.C.		PREMISE VALUE OF COMMENTS OF C	(4) GAIN (5) INPUT (12) (14) OUT (14) OUT (15) OUT (16) OUT (16) OUT (17) OUT (18) OUT (19) O
CASE SIZE NOTES 'Accuracy is guaranteed at G = 1.6mA/V with no external adjustments when connected as shown in Figure 1. 'All accuracy is % of span where span is 16mA (10.1% = 2.5pan T.C. for gains higher than 1.6mA/V is RQ depender (110ppm/°C) RQ is recommended for best performance. *Specifications same as 2821.	0.016mA error). nt – a low T.C.		PREMISE VALUE OF COMMENTS OF C	6 INPUT 2B22 -CURRENT 12
CASE SIZE NOTES 'Accuracy is guaranteed at G = 1.6mA/V with no external adjustments when connected as shown in Figure 1. 'All accuracy is % of span where span is 16mA (10.1% = 2.5pan T.G. for gains higher than 1.6mA/V is RQ depender (110ppm/*C) RG is recommended for best performance. *Specifications same as 2821.	0.016mA error). nt – a low T.C.		PREMISE VALUE OF COMMENTS OF C	SISCOM SISCOM Vom Vom CURRENT (3) -VLOOP OUT (4)
CASE SIZE NOTES 'Accuracy is guaranteed at G = 1.6mA/V with no external adjustments when connected as shown in Figure 1. 'All accuracy is % of span where span is 16mA (:0.1% = 2.5pan T.C. for gains higher than 1.6mA/V s Rg depender (:10ppm/C) RG is recommended for best performance. 'Specifications same as 2821.	0.016mA error). nt – a low T.C.		PREMISE VIEW O	GINPUT 2B22 CURRENT (2) -VLOOP OUT (4) -VLOOP OUT (4)

Figure 1. Basic Connections

FUNCTIONAL DESCRIPTION

The high performance of model 2B22 is derived from the carrier isolation technique which is used to transfer both signal and power between the V/I converter's input circuitry and the output stage. High CMV isolation is achieved by the transformer coupling between the input amplifier, modulator section and the current output circuitry. The block diagram for model 2B22 is shown in Figure 2 below.

The 2B22 produces an isolated 4 to 20mA output current which is proportional to the voltage input and independent of the load resistance. The input amplifier operates single-ended and accepts a positive voltage within 0 to +10V range. Gain can be set from 1.6mA/V to 16mA/V by changing the gain resistor $R_{\rm G}$ to accommodate input ranges from 0 to +1V (G = 16mA/V) to 0 to +10V (G = 1.6mA/V). The transfer function is $I_{\rm OUT}$ = (4mA + G \times V_{IN}).

An internal, high stability reference has nominal output voltage of +2.5V (REF OUT) and is used to develop a 4mA output current for a 0 volts input. The terminals REF OUT (pin 1) and REF IN (pin 2) should be connected via the offset setting resistor R_O. For ratiometric operation, an external reference voltage can be connected to the REF IN terminal.

The 2B22 is designed to operate from a single positive power supply over a wide range of +14V to +32V dc. An internal dc-dc converter provides isolated +28V loop power which is independent of +V_S. The maximum resistance of the load R_L (resistance of the receivers plus the resistance of the connecting wire) is 1000Ω . Since the loop power is derived from the input side, the current capability of the power supply (+V_S) must be 100mA min to supply full output signal current.




Figure 2. Block Diagram - 2B22

OPTIONAL TRIM ADJUSTMENTS

Model 2B22 is factory calibrated for a 0 to +10V input range (G = 1.6mA/V). As shipped, the 2B22 meets its listed specifications without use of any external trim potentiometers. Additional trim adjustment capability, to reduce span and offset errors to $\pm 0.05\%$ max, is easily provided as shown in Figure 3. The span and offset trim pots are adjusted while monitoring the voltage drop across a precision (or known) load resistor. The following trim procedure is recommended:

- 1. Connect model 2B22 as shown in Figure 3.
- 2. Apply V_{IN} = 0 volts and adjust R_O (Offset Adjust) for V_{OUT} = +2V \pm 4mV.

3. Apply V_{IN} = +10.00V and adjust R_{G} (Span Adjust) for V_{OUT} = +10V $\pm\,4mV.$




Figure 3. Optional Span and Offset Adjustment

GAIN AND OFFSET SETTING

The gain of the 2B22 is a scale factor setting that establishes the nominal conversion relationship to accommodate +1V to +10V full scale inputs (V_{IN}). The value of the gain setting resistor R_G is determined by: R_G(k Ω) = 6.314SF/(10.1 – SF) where SF is a scale factor equal to the value of V_{IN} F.S. Example: to convert a 0 to +1V input to the 4 to 20mA output, SF = 1 and R_G = 693 Ω . Due to device tolerances, allowance should be made to vary R_G by ±5% using the potentiometer.

The value of the offset resistor R_O is independent from the gain setting and given by the relationship: R_O ($k\Omega$) = 2.5 (V_{REF} – 2.4) where V_{REF} is the reference voltage applied. For example, the reference provided by the 2B22 is +2.5V and therefore R_O = 250 Ω . The accuracy of the R_O calculation from from the above formula is $\pm 5\%$. When an external reference operation is desired (i.e. for ratiometric operation), connect the reference voltage via R_O to pin 2 and leave pin 1 open.

EXTERNAL LOOP POWER OPERATION

For maximum versatility, the 2B22's output stage is designed to operate from the optional, isolated external loop power supply. This feature allows the user to interface systems wired for a two-wire operation. As shown in Figure 4, the same wiring is used for loop power and output. The load resistance is connected in series with an external dc power supply (+6V to +32V), and the current drawn from the supply is the 4 to 20mA output signal. The input stage of the 2B22 still requires +Vs power, but the current drain from +Vs is limited to 50mA. Use of an external loop power may require gain and offset trimming to obtain specified accuracy. The maximum series load resistance depends on the loop supply voltage as shown in Figure 4.




Figure 4. Optional External Loop Power Operation

10

SYNCHRONIZING MULTIPLE 2B22'S

In applications where multiple 2B22's are used in close proximity, radiated individual oscillator frequencies may cause "beat frequency" related output errors. These errors can be eliminated by synchronizing multiple units by connecting the SYNC OUT (pin 10) terminal to the SYNC IN (pin 9) terminal of the adjacent 2B22. The SYNC OUT terminal of this "slaved" unit can be used to drive another adjacent 2B22 (Figure 5). For best accuracy, each 2B22 should be retrimmed when synchronizing connections are used.




Figure 5. Multiple 2B22's Synchronization

OUTPUT PROTECTION

The current output terminals (pins 11 and 12) are protected from shorts up to +32V dc but in many industrial applications, it may be necessary to protect the 4 to 20mA output from accidental shorts to ac line voltages in addition to back EMF induced from long output connections. The circuit shown in Figure 6 can be used for this purpose. The maximum permissible load resistance will be lowered by a fuse resistance value when protection circuitry is utilized.




Figure 6. Output Protection Circuitry Connections

APPLICATIONS IN INDUSTRIAL MEASUREMENT AND CONTROL SYSTEMS

Process Signal Isolator: In process control applications, model 2B22 can be applied to interface standard process signals (e.g. 1 to 5mA, 4 to 20mA, 10 to 50mA, 1 to 5V) and convert them to isolated 4 to 20mA output. A typical hook-up of model 2B22 is illustrated in Figure 7, showing input resistor




Figure 7. Process Signal Current Isolator

 R_{C} converting the current from a remote loop to a voltage input, and a span adjustment resistor R_{G} . A value of R_{C} should be selected to develop a minimum of +1V signal with full scale input current applied. For example, a 50Ω resistor converts the 4 to 20mA current input to a 200mV to 1V voltage input, which the 2B22 isolates and converts to a 4 to 20mA output. The reference input (pin 2) is not connected since the process signal provides a desired offset.

Isolated D/A Converter: Model 2B22 offers total ground isolation and protection from high voltage transients in interfacing D/A converters to standard 4 to 20mA current loops. This requirement is common in a microcomputer-based control system. The voltage necessary to power the current loop can be derived from the same +15V supply that is used to power the D/A converter. The D/A converter, such as the 12-bit AD DAC80, should be connected for operation on the unipolar 0 to +10V output range. This is shown in Figure 8. After the load resistor connection has been made, the current loop can be calibrated using the offset and span adjustment potentiometers associated with the 2B22. First, a digital input code of all one's is loaded into the D/A, and the offset adjustment potentiometer is adjusted for a current output of exactly 4mA. Then, a digital code of all zero's is loaded into the D/A, and the span adjustment potentiometer is adjusted for a voltage acrossthe load that corresponds to a current of 20mA less 1LSB (19.9961mA).




Figure 8. D/A Converter — Isolated 4 to 20mA Interface

Pressure Transmitter: In Figure 9, model 2B22 is used in a pressure transmitter application to provide complete inputoutput isolation and avoid signal errors due to ground loop currents. The process pressure is monitored with a strain gage type pressure transducer interfaced by the Analog Devices' model 2B30 transducer conditioner. The bridge excitation and system power is provided by the model 2B35 triple output power supply. The high level voltage output of the 2B30 is converted to the isolated 4 to 20mA current for transmission to a remote recorder or indicator.




Figure 9. Isolated Pressure Transmitter

2B23

FEATURES

Wide Input Range, Resistor Programmable
Pin Programmable Output: 4 to 20mA or 0 to 20mA
High CMV Input/Output Isolation: ±1500V pk
Continuous

Low Nonlinearity: ±0.05% max (2B23K) Low Span Drift: ±0.005%/°C max (2B23K) Single Supply Operation: +14V to +28V

Small Size: 1.8" × 2.4" × 0.6"

Meets IEEE Std. 472: Transient Protection (SWC)
Meets ISA Std. 50.1: Isolated Current Loop

Transmitters

APPLICATIONS

Industrial Instrumentation and Process Control Ground Loop Elimination Transient Voltage Protection Analog Transmitters and Controllers Remote Data Acquisition Systems

GENERAL DESCRIPTION

The model 2B23 is a high performance, low cost voltage to current converter featuring $\pm 1500 \mathrm{V}$ pk input to output isolation for interfacing with standard process signals. The input stage of the 2B23 may be single resistor programmed to accept voltages within a 0 to $+10 \mathrm{V}$ range ($+0.1 \mathrm{V}$ to $+10 \mathrm{V}$ full scale). The isolated output is pin programmable to provide current in the range of 4 to $20 \mathrm{mA}$ or 0 to $20 \mathrm{mA}$ and can be operated with 0 to 800Ω grounded or floating loads.


The 2B23 uses reliable transformer isolation techniques and is available in two accuracy selections offering guaranteed nonlinearity error (2B23K: $\pm 0.05\%$ max, 2B23J: $\pm 0.1\%$ max) and guaranteed low span drift (2B23K: $\pm 0.005\%^{\circ}\text{C}$ max, 2B23J: $\pm 0.01\%^{\circ}\text{C}$ max). The internally trimmed span and offset errors are $\pm 0.1\%$ for the 2B23K and $\pm 0.25\%$ for the 2B23J. Both span and offset may be adjusted using optional external potentiometers.

Featuring wide range, single supply operation (+14V to +28V dc), the 2B23 provides isolated loop power, thus eliminating the need for an external dc/dc converter.

APPLICATIONS

Model 2B23 has been designed to provide high accuracy, versatility and low cost in industrial and laboratory system applications requiring isolated current transmission. The 2B23 meets the requirements of the Instrument Society of America Std. 50.1 "Compatibility of Analog Signals for Electronic Industrial Process Instruments" and may serve as a transmission link between such system elements as computers, controllers, actuators, recorders and indicators.

FUNCTIONAL BLOCK DIAGRAM



In data acquisition and control systems, the 2B23 may act as an isolated interface between the D/A converter output of a microcomputer analog I/O and standard 4 to 20mA or 0 to 20mA analog loops. In process control systems, the 2B23 may be used as a current output stage of a proportional controller to interface devices such as current-to-position converters and current-to-pneumatic transducers.

DESIGN FEATURES AND USER BENEFITS

High CMV Isolation: The 2B23 features high input to output galvanic isolation to eliminate ground loops and offer protection against damage from transients and fault voltages. Its isolation barrier will withstand continuous CMV of \pm 1500V pk and 1500V rms @ 60Hz for 60 seconds.

High Reliability: To assure high reliability in harsh industrial environments, reliable magnetic isolation is used. The 2B23 meets the IEEE Standard for Transient Voltage Protection (472–1974: Surge Withstand Capability) and offers reliable operation over -25°C to +85°C temperature range.

Versatility: The 2B23 can be easily tailored to the user's application, accommodating a wide range of input voltages, providing pin programmable, standard current outputs and offering wide range, single supply operation.

Small Size: To conserve board space, the 2B23 is packaged in a compact, $1.8'' \times 2.4'' \times 0.6''$ module.

10

2B23—SPECIFICATIONS (typical @ $+25^{\circ}$ C and $V_s = \pm 15V$ unless otherwise noted)

Model	2B23J	2B23K	OUTLINE DIMENSIONS
INPUT SPECIFICATIONS	m agmin i na	D349342445	Dimensions shown in inches and (mm).
Input Voltage Range			2.41 (61.2)
Factory Calibrated	0 to +10V	*	2.41 (61.2)
Full Scale Input	+0.1V min to +10V max	*	1
Transfer Function (TF)			MODEL 2B23 0.61
Factory Calibrated	1.6mA/V	*	FATURES
User Programmable	1.6mA/V to 200mA/V	* of classes	0.040 (1.02)
Maximum Safe Input	± 15V	mA or 0 to 20mA *	
Input Impedance	10ΜΩ	* WWW 03 A 10 WILL	
	1014122	MU MUORI 2	0 1 + Vs
OUTPUT SPECIFICATIONS			2 V _s COM SCALE TRIM
Current Output Range			3 REF OUT
User Selectable	4 to 20mA, 0 to 20mA	* / / / / / / / / / / / / / / / / / / /	
Load Resistance Range			4 REF IN (46.2
Internal Loop Power	0 to 800Ω max	*	5 SIG COM
Maximum Output Current			HI
@ Input Overload	22mA typ	tection (SWC) *	O 6 + V _{IN} I _{OUT} COM 11 O
Output Noise	o - Tonouelle		Q 7 GAIN ADJUST 0/4mA SEL 12 Q
100Hz Bandwidth	1.5μA pk-pk	*	BOTTOM VIEW
		. 0 050// . 0 030/	0.1 (2.5) GRID
NONLINEARITY	± 0.1% max	$\pm 0.05\% \text{max} (\pm 0.02\% \text{typ})$	MATING SOCKET:
ISOLATION			
CMV, Input to Output			AC1586
ac, 60Hz, 1 min	1500V rms	*	Dimensions shown in inches and (mm).
Continuous, ac or dc	± 1500V pk	*	Analog Transmitters and Controller
Transient Protection	IEEE Std. 472 (SWC)	*	3.15 (80.0)
CMR			0.52 (13.2) 2.10 (53.3)
@ 60Hz, 1kΩ Source Imbalance	86dB	*	0.52(13.2) 🔘
ACCURACY ¹	las Uti gelora ratequees		- 0.52(13.2) 0.3 - 0.52(13.2) 0.3 - 0.52(13.2) 0.3 - 0.52(13.2) 0.3 - 0.52(13.2) 0.3 - 0.52(13.2) 0.3
Warm Up Time to Rated Performance	5 Minutes	*	O PWR COM SCALE TRIM O
Total Output Error @ +25°C ^{2,3}	3 Williutes		
	0.250/	apitalosi sugaro or suga	
Offset $(V_{IN} = 0V)$	± 0.25% max	± 0.1% max	© REF IN AC1586
$Span(V_{IN} = +10V)$	± 0.25% max	± 0.1% max	⊚SIG IN (+V _{IN})
vs. Temperature (0 to +70°C)			◎ GAIN ADJ 0/4mA SEL ◎
Offset, 4-20mA Mode	± 0.01%/°C max	± 0.005%/°C max	0.141 DIA TO 0.230
0-20mA Mode	± 0.01%/°C typ	± 0.005%/°C typ	FAR SIDE 7
Span, Both Modes	± 0.01%/°C max	± 0.005%/°C max	183 hrs = 0.33 (8.4) 2 70 Arrivs of 4 10 1918
DYNAMICRESPONSE	sgamet damage from trai		work Stormort to pergraph 1999
Settling Time to 0.1% of FS for 10V Step	5ms	* al bus sambalast no	
Small Signal Bandwidth	400Hz		
POWER SUPPLY	THE ARREST OF EAST PROCE		mearity error (2B23K: ±0.05% max, 28
	Heat Reliability ver		
Voltage, Rated Performance (+ V _S)	+ 15V dc		
Voltage, Operating	+ 14V min to + 28V max	span and offset circis	
Supply Current (@ 20mA Output)	75mA		
Supply Change Effect			
on Offset and Span	±0.0015%/V	*	otentiometers
ENVIRONMENTAL PROPERTY AND ADDRESS OF THE PROPERTY ADDRESS OF THE PROP	Versatility: The 2B23 ca		
Temperature Range			
Rated Performance	0 to +70°C	r, thus distinging the	
Operating	-25°C to +85°C	*	
Relative Humidity	nade Andana angus takuta		
per MIL-STD 202, Method 103B	+0.2% Error	*	
RFI Immunity 27MHz @ 5W @ 3ft	± 0.1% Error		
			nd low cost in industriel and laboratory
CASESIZE	$1.8'' \times 2.4'' \times 0.6''$	he 2R23 means stee *	
3102022			

Accuracy is guaranteed @ TF = 1.6mA/V with no external trim adjustments when connected in the basic configuration.

All accuracy is % of span where span is 16mA (i.e., ±0.1% = 0.016mA error).

Span T.C. for transfer functions higher than 1.6mA/V is R_G dependent – low T.C. (±10ppm/°C)

R_G recommended for best performance.

^{*}Specifications same as 2B23J.
Specifications subject to change without notice.

FUNCTIONAL DESCRIPTION

The high performance of model 2B23 is derived from the carrier isolation technique which is used to transfer both signal and power between the V/I converter's input circuitry and the output stage. High CMV isolation is achieved by the transformer coupling between the input amplifier stage, modulator, and current output circuitry. A block diagram of the 2B23 is shown in Figure 1.




Figure 1. 2B23 Functional Block Diagram

The model 2B23 produces an isolated 4 to 20mA or 0 to 20mA output current which is proportional to the input voltage and independent of the output load resistance. The input amplifier accepts a positive voltage within the range of 0 to $\pm 10V$. The transfer function of the input stage may be set from 1.6 mA/V to 200 mA/V (dependent upon the output current range desired) by changing the gain resistor R_G connected between pins 5 and 7.

An internal, high stability reference having a nominal output voltage of +5V (REF OUT) is used to develop a 4mA output current for a 0 volts input. REF OUT (Pin 3) and REF IN (Pin 4) should be connected via the offset scaling resistor R_O . An output current bypass section allows scaling of the nominal 4 to 20mA output current to a range of 0 to 20mA. This is accomplished by connecting the output range select pin (Pin 12) to the I_{OUT} pin (Pin 10) thereby providing a bypass for the 4mA. For 4-20mA operation, the bypass pin is connected to I_{OUT} COMMON (Pin 11).

The 2B23 is designed to operate from a single positive power supply $(+V_S)$ over a range of +14V to +28V dc. The power supply section consists of an input voltage regulator, a dc/dc converter, plus associated rectifying and filtering circuitry. The dc/dc converter generates isolated loop power which is independent of V_S and capable of driving the maximum load resistance (resistance of receivers plus the resistance of connecting wire) of 8000. The current capability of the power supply $(+V_S)$ must be 75mA minimum to supply full output signal current.

BASIC INTERCONNECTIONS

The 2B23 may be applied to achieve rated performance as shown in Figure 2. The transfer function of 1.6mA/V, for conversion of the 0 to \pm 10V input signal into a 4 to 20mA output current, is obtained using the values shown ($R_{\rm O}=10{\rm k}\Omega,~R_{\rm SC}=301\Omega,~R_{\rm G}$ open). For best performance, $R_{\rm SC}$ should be a metal film, \pm 0.1% tolerance, 25ppm/°C resistor and $R_{\rm O}$ should be \pm 1%, $100ppm/^{\circ}C.$




Figure 2. Basic Interconnections

A power supply $(+V_S)$ is connected to Pin 1. To avoid ground loops, the user should ensure that the input signal return (SIG COM) does not carry the power supply return current. Power common (Pin 2) and signal common (Pin 5) should be tied at the power supply common terminal.

OPTIONAL TRIM ADJUSTMENTS

Model 2B23 is factory calibrated for a 0 to +10V input range and an output of 4 to 20mA, meeting its listed specifications without use of any external trim potentiometers. If desired, optional span and zero trim adjustments may be easily accomplished as described in the following sections.

Input Gain Adjustment: The input gain of the 2B23 is a scale factor setting that establishes the nominal conversion relationship to accommodate +1V to +10V full scale inputs (V_{IN}) . In addition, full scale inputs as low as 100mV may be accommodated.

The value of the gain setting resistor R_G is determined by: R_G $(k\Omega)=10k\Omega/(G-1)$ where G represents a ratio of $10V/V_{IN}(V)$ F.S. For example, to convert a 0 to +1V input to 4 to 20mA output, V_{IN} F.S. =+1V and G=10V/1V=10, therefore $R_G=10k\Omega/9=1.1k\Omega$. Due to resistor tolerances, allowance should be made to vary R_G by using a series cermet type potentiometer (Figure 3). For best performance, R_G should be a metal film, 1% tolerance, 25ppm/°C resistor.





Figure 3. Input Gain Adjustment

Offset and Output Scaling Adjustments: After selecting the required input stage gain, the 2B23 must then be configured for either 4 to 20mA or 0 to 20mA output current range. Figures 4a and 4b illustrate the respective methods for each. The value of the offset resistor $\mathbf{R}_{\mathbf{O}}$ is independent from the gain setting and may be adjusted by a series cermet pot.

For fine adjustment of the output current, R_{SC} value should be trimmed as shown in Figure 3.



4a. 4-20mA Output Connections




Figure 4. 4-20mA/0-20mA Scaling Connections

USING MULTIPLE 2B23s

Unlike other transformer-based isolators, the 2B23 does not require any synchronizing circuits to eliminate beat frequency related output errors in multichannel applications. This is due to the use of pulse-width modulation technique in the 2B23. Radiated individual oscillator frequencies will have no effect upon performance, even in situations requiring multiple 2B23s to be located in close proximity to one another. For this reason, no provisions for external synchronization are necessary.

OUTPUT PROTECTION

The current output terminals (Pins 10 and 11) are protected for reverse voltage and shorts up to +32V dc but in many industrial applications it may be necessary to protect the 4 to 20mA from accidental shorts to ac line voltages. The circuit shown in Figure 5 may be employed for this purpose. The maximum permissible load resistance will be lowered by a fuse resistance value when protection circuitry is utilized.




Figure 5. Output Protection Circuitry

APPLICATIONS

In Figure 6, model 2B23 is used in multiloop application of the data acquisition and control system to provide isolated current interface to a recorder, indicator and a valve positioner.




Figure 6. Multiloop Isolation

In applications requiring current to voltage conversion, the 2B23 may be used as shown in Figure 7. An external -10V reference is used to provide necessary input offset. This circuit will provide $\pm 1500V$ isolation in converting 4-20mA into a 0 to +10V output. The output measurement device must have a high input impedance to avoid loading errors.




Figure 7. 4–20mA to 0 to +10V Isolated Converter



High Performance, Economy Strain Gage/RTD Conditioners

2B30/2B31

FEATURES

Low Cost

Complete Signal Conditioning Function

Low Drift: 0.5μV/°C max ("L"); Low Noise: 1μV p-p max

Wide Gain Range: 1 to 2000V/V

Low Nonlinearity: 0.0025% max ("L")

High CMR: 140dB min (60Hz, G = 1000V/V)

Input Protected to 130V rms

Adjustable Low Pass Filter: 60dB/Decade Roll-Off (from 2Hz)
Programmable Transducer Excitation: Voltage (4V to 15V @

100mA) or Current (100µA to 10mA)

APPLICATIONS

Measurement and Control of:

Pressure, Temperature, Strain/Stress, Force, Torque Instrumentation: Indicators, Recorders, Controllers

Data Acquisition Systems
Microcomputer Analog I/O

GENERAL DESCRIPTION

Models 2B30 and 2B31 are high performance, low cost, compact signal conditioning modules designed specifically for high accuracy interface to strain gage-type transducers and RTD's (resistance temperature detectors). The 2B31 consists of three basic sections: a high quality instrumentation amplifier; a three-pole low pass filter, and an adjustable transducer excitation. The 2B30 has the same amplifier and filter as the 2B31, but no excitation capability.


Available with low offset drift of $0.5\mu V/^{\circ}C$ max (RTI, G = 1000V/V) and excellent linearity of 0.0025% max, both models feature guaranteed low noise performance ($1\mu V$ p-p max) and outstanding 140dB common mode rejection (60Hz, CMV = $\pm 10V$, G = 1000V/V) enabling the 2B30/2B31 to maintain total amplifier errors below 0.1% over a $20^{\circ}C$ temperature range. The low pass filter offers 60dB/decade roll-off from 2Hz to reduce normal-mode noise bandwidth and improve system signal-to-noise ratio. The 2B31's regulated transducer excitation stage features a low output drift $(0.015\%)^{\circ}C$ max) and a capability of either constant voltage or constant current operation.

Gain, filter cutoff frequency, output offset level and bridge excitation (2B31) are all adjustable, making the 2B30/2B31 the industry's most versatile high-accuracy transducer-interface modules. Both models are offered in three accuracy selections, J/K/L, differing only in maximum nonlinearity and offset drift specifications.

APPLICATIONS

The 2B30/2B31 may be easily and directly interfaced to a wide variety of transducers for precise measurement and control of pressure, temperature, stress, force and torque. For ap-

FUNCTIONAL BLOCK DIAGRAM



plications in harsh industrial environments, such characteristics as high CMR, input protection, low noise, and excellent temperature stability make 2B30/2B31 ideally suited for use in indicators, recorders, and controllers.

The combination of low cost, small size and high performance of the 2B30/2B31 offers also exceptional quality and value to the data acquisition system designer, allowing him to assign a conditioner to each transducer channel. The advantages of this approach over low level multiplexers include significant improvements in system noise and resolution, and elimination of crosstalk and aliasing errors.

DESIGN FEATURES AND USER BENEFITS

High Noise Rejection: The true differential input circuitry with high CMR (140dB) eliminating common-mode noise pickup errors, input filtering minimizing RFI/EMI effects, output low pass filtering (f_c=2Hz) rejecting 50/60Hz line frequency pickup and series-mode noise.

Input and Output Protection: Input protected for shorts to power lines (130V rms), output protected for shorts to ground and either supply.

Ease of Use: Direct transducer interface with minimum external parts required, convenient offset and span adjustment capability.

Programmable Transducer Excitation: User-programmable adjustable excitation source-constant voltage (4V to 15V @ 100mA) or constant current ($100\mu\text{A}$ to 10mA) to optimize transducer performance.

Adjustable Low Pass Filter: The three-pole active filter $(f_c=2Hz)$ reducing noise bandwidth and aliasing errors with provisions for external adjustment of cutoff frequency.

2B30/2B31—SPECIFICATIONS (typical @ $+25^{\circ}$ C and $V_s = \pm 15V$ unless otherwise noted)

MODEL	2B30J 2B31J	2B30K 2B31K	2B30L 2B31L	OUTLINE DIMENSIONS
SAIN ¹	MARINGEON AND	23 2010		Dimensions shown in inches and (mm)
Gain Range	1 to 2000V/V			2.01 (50.8) MAX
Gain Equation	$G = (1 + 94k\Omega/R_G) [20k\Omega/(R_F + 16.2k\Omega)]$			0.41
Gain Equation Accuracy	10.2K32)] ±2%			MODELS 2B30/31 (10.41)
Fine Gain (Span) Adjust. Range	±20%			MAX
Gain Temperature Coefficient	±25ppm/°C max (±10ppm/°C typ)			0.02 (0.5) DIA
Gain Nonlinearity,	±0.01% max	±0.005% max	±0.0025% max	0.20 (5.08) MIN 0.25 (6.35) MAX
FFSET VOLTAGES ¹ Total Offset Voltage, Referred to				Q 16 15 Q
Input				\$
Initial, @ +25°C	Adjustable to Zero (±0.5mV typ)	. NO.	Noise: 1g/V p-p max	0 16 15 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Warm-Up Drift, 10 Min., G = 1000 vs. Temperature	Within ±5µV (RTI) of Final Value	9-07	- water ideal water countries	98 2.01
G = 1V/V	±150μV/°C max	±75µV/°C max	±50μV/°C max	Q 23 8 Q MAX
G = 1000V/V	±3µV/°C max	±1µV/°C max	±0.5μV/°C max	2
At Other Gains	$\pm (3 \pm 150/G) \mu V/^{\circ} C \text{ max}$	±(1 ± 75/G)µV/°C max	±(0.5 ± 50/G)µV/°C max	23 8 0 (60.8)
vs. Supply, G = 1000V/V ⁵	±25μV/V	(ii) spitii +		Š 29
vs. Time, G = 1000V/V	±5µV/month ±10V			0 29
Output Offset Adjust. Range	±10V	(B) I	ede Ro <u>ll-Diff (Broom 2N/x</u>	BOTTOM VIEW 11
PUT BIAS CURRENT	200-4(100-4)		O Vat or VN spatio V	WEIGHT: 39 G - 0.1 (2.54) GRID
Initial @ +25°C	+200nA max (100nA typ) -0.6nA/°C	- FT(5)		contract for the property of the public of the
vs. Temperature (0 to +70°C)	-0.011A7 C	Schilds	525	PIN DESIGNATIONS
PUT DIFFERENCE CURRENT	ALL MARS SE			PIN FUNCTION PIN FUNCTION
Initial @ +25°C vs. Temperature (0 to +70°C)	±5nA ±40pA/°C	1 1 (0) 11-		1 OUTPUT 1 (UNFILTERED) 16 EXC SEL 1 2 FINE GAIN (SPAN) ADJ. 17 I SEL
	240pm C	SECTION AND ADDRESS OF THE PERSON ADDRESS OF THE PERSON AND ADDRESS OF THE PERSON AND ADDRESS OF THE PERSON ADDRESS OF THE PERSON ADDRESS OF THE PERSON ADDRESS OF THE PERSON AND ADDRESS OF THE PERSON AND ADDRESS OF THE PERSON		2 FINE GAIN (SPAN) ADJ. 17 I SEL 3 FINE GAIN (SPAN) ADJ. 18 VEXCOUT 4 FILER OFFSET TRIM 19 IEVE OUT
PUT IMPEDANCE Differential	100MΩ 47pF	.5	i, Force, Lavane	4 FILTER OFFSET TRIM 19 IEXC OUT
Common Mode	100MΩ 47pF	Line .	. Controllers .	6 BANDWIDTH ADJ. 3 21 EXC SEL 2
		NOTES -		7 OUTPUT 2 (FILTERED) 22 REF OUT 8 BANDWIDTH ADJ. 2 23 SENSE LOW (-) 9 BANDWIDTH ADJ. 1 24 REGULATOR +V _{R IN}
PUT VOLTAGE RANGE Linear Differential Input	±10V			9 BANDWIDTH ADJ. 1 24 REGULATOR +V _R IN 25 REF IN
Maximum Differential or CMV Input				10 RGAIN 25 REF IN 11 RGAIN 26 -Vs
Without Damage	130V rms	er recentarité.		11 RGAIN 26 -Vs
Common Mode Voltage	±10V noissering signi	as high CMR.		14 INPUT OFFSET TRIM 29 OUTPUT OFFSET TRIM 15 + INPUT
CMR, 1kΩ Source Imbalance	90dB Colds olam vil	Anto someone	THEO, LOW COSE, COSE	Note: Pins 16 thru 25 are not connected in Model 2B30
$G = 1V/V$, dc to $60Hz^1$ $G = 100V/V$ to $2000V/V$, $60Hz^1$	140dB min	· anne anne and	d specifically for high.	regie. Pins 10 tird 25 are not connected in model 2830
dc ²	90dB min (112 typ.)	da "sacaratour	asducers and RTD's	CIAILLACIAIA MOUNTING CAD
INTERNATIONS AND ASSESSMENT	Harms show size Che walls	anistrana est?	waster to processon take	C1211/AC1213 MOUNTING CAR
PUT NOISE Voltage, G = 1000V/V				4.5(114.3)
0.01Hz to 2Hz	1μV p-p max	Ansar au to	 s tasendus nons 	2
10Hz to 100Hz ²	1μV p-p = 0 π = 2 × 2 π ο 17 κ ι	the data acqu	pic manyinger exercia-	STITISTE S S SATITION ES
10Hz to 100Hz ² Current, G = 1000	1μV p-p = 1 11328 γ2 110111411	the data acqu	ble transducer exerts-	EXCADO TP10 TP20 TP30 TP30 TP40 TP40 TP40 TP40 TP40 TP40 TP40 TP4
10Hz to 100Hz ² Current, G = 1000 0.01Hz to 2Hz	1μV p-p	the data acqui	ole transducer exense: nd filter as the 2B31.	T T T T T T T T T T T T T T T T T T T
10Hz to 100Hz ² Current, G = 1000 0.01Hz to 2Hz 10Hz to 100Hz ²	1μV p-p = 1 11328 γ2 110111411	the data acqui condicioners approach ove	od filter as the 2B31.	A° B° C CCD PFEET
10Hz to 100Hz ² Current, G = 1000 0.01Hz to 2Hz 10Hz to 100Hz ² ATED OUTPUT ¹	1µV p-p 70pA p-p 30pA rms	the data acqui condicioners approach over provenients i	od filter as the 2831. *C max (RT), G =	A B C C C S S S S S S S S S S S S S S S S
10Hz to 100Hz ² Current, G = 1000 0.01Hz to 2Hz 10Hz to 100Hz ² ATED OUTPUT ¹ Voltage, 2kΩ Load ³	1μV p-p 70pA p-p 30pA rms ±10V min	the data acquarticondictions of approach over provenients in crossralk and	ble transiliteer exemi- ad filter as the 2B31. C max (RTL G =	A - B - C - C - D - D - C - C - D - D - C - C
10Hz to 100Hz ² Current, G = 1000 0.01Hz to 2Hz 10Hz to 100Hz ² ATED OUTPUT ¹ Voltage, 2kΩ Load ³ Current	1µV p-p 70pA p-p 30pA rms		the transducer exerts ad filter as the 2B31. Cmax (RTt, G = 125% max, both	A - B - C - C - D - D - C - C - D - D - C - C
10Hz to 100Hz ² Current, G = 1000 0.01Hz to 2Hz 10Hz to 100Hz ² ATED OUTPUT ¹ Voltage, 2kΩ Load ³	1µV p-p 70pA p-p 30pA rms ±10V min ±5mA min			28 EEB F F F F E E E E E E E E E E E E E E
10Hz to 100Hz ² Current, G = 1000 0.01Hz to 2Hz 10Hz to 100Hz ² ATED OUTPUT Voltage, 2kΩ Load ³ Current Impedance, de to 2Hz, G = 100V/V Load Capacitance	1μV p-p 70pA p-p 30pA rms ±10V min ±5mA min 0.1Ω			A B C (CI) OFFSET M1
10Hz to 100Hz ² Current, G = 1000 0.01Hz to 2Hz 10Hz to 100Hz ² VTED OUTPUT ¹ Voltage, 2kΩ Load ² Current Impedance, de to 2Hz, G = 100V/V Load Capacitance VNAMIC RESPONSE (Unfiltered) ²	1μV p-p 70pA p-p 30pA rms ±10V min ±5mA min 0.1Ω			28 EEB E E E E E E E E E E E E E E E E E
10Hz to 100Hz ² Current, G = 1000 0.01Hz to 2Hz 10Hz to 100Hz 10Hz to 100Hz 10Hz to 100Hz Voltage, 2kΩ Load ³ Current Impedance, de to 2Hz, G = 100V/V Load Capacitance VNAMIC RESPONSE (Unfiltered) ² Small Signal Bandwidth -3dB Gain Accuracy, G = 100V/V	1μV p-p 70pA p-p 30pA rms ±10V min ±5mA min 0.1Ω 0.01μF max			A D C C C C O S C C C C C C C C C C C C C C
10Hz to 100Hz ² Current, G = 1000 0.01Hz to 2Hz 10Hz to 100Hz ² VTED OUTPUT ¹ Voltage, 2kΩ Load ³ Current Impedance, de to 2Hz, G = 100V/V Load Capacitance VnAMIC RESPONSE (Unfiltered) ² Small Signal Bandwidth -3dB Gain Accuracy, G = 100V/V G = 1000V/V	1μV p-p 70pA p-p 30pA rms ±10V min ±5mA min 0.1Ω 0.01μF max 30kHz 5kHz			A B C COL FILES (164.77) A B C COL FILES (164.77) A B C COL FILES (164.77) A B C C C COL FILES (164.77) A B C C C C C C C C C C C C C C C C C C
10Hz to 100Hz ² Current, G = 1000 0.01Hz to 2Hz 10Hz to 100Hz ² ATED OUTPUT ¹ Voltage, 2kΩ Load ³ Current Impedance, de to 2Hz, G = 100V/V Load Capacitance 'NAMIC RESPONSE (Unfiltered) ² Small Signal Bandwidth -3dB Gain Accuracy, G = 100V/V G = 1000V/V Slew Rate	1μV p-p 70pA p-p 30pA rms ±10V min ±5mA min 0.1Ω 0.01μF max 30kHz 75kHz 11V/μs			A B C COL FILES (104.77) A B C COL FILES (104.77) A B C COL FILES (104.77) A B C C COL FILES (104.77) A B C C C C C C C C C C C C C C C C C C
10Hz to 100Hz ² Current, G = 1000 0.01Hz to 2Hz 10Hz to 100Hz ² VTED OUTPUT ¹ Voltage, 2kΩ Load ³ Current Impedance, dc to 2Hz, G = 100V/V Load Capacitance 'NAMIC RESPONSE (Unfiltered) ² Small Signal Bandwidth -3dB Gain Accuracy, G = 100V/V Slew Rate Full Power	1μV p-p 70pA p-p 30pA rms ±10V min ±5mA min 0.1Ω 0.01μF max 30kHz 75kHz 1V/μs 15kHz			A B C CD FILES 100.77) A B C CD FILES 100.70 A B C C C
10Hz to 100Hz ² Current, G = 1000 0.01Hz to 2Hz 10Hz to 100Hz ² VTED OUTPUT Voltage, 2kΩ Load ³ Current Impedance, dc to 2Hz, G = 100V/V Load Capacitance VNAMIC RESPONSE (Unfültered) ² Small Signal Bandwidth -3dB Gain Accuracy, G = 100V/V G = 1000V/V Slew Rate Full Power Settling Time, G = 100, ±10V Output	1μV p-p 70pA p-p 30pA rms ±10V min ±5mA min 0.1Ω 0.01μF max 30kHz 75kHz 1V/μs 15kHz		125% max, both formance (1gV p-p ode rejection (60fts, z 2830/2831 to main- er a 20° C temperature scade roll-off from	A B C C C C C C C C C C C C C C C C C C
10Hz to 100Hz ² Current, G = 1000 0.01Hz to 2Hz 10Hz to 100Hz ² VTED OUTPUT ¹ Voltage, 2kΩ Load ² Current Impedance, de to 2Hz, G = 100V/V Load Capacitance 'NAMIC RESPONSE (Unfiltered) ² Small Signal Bandwidth -3dB Gain Accuracy, G = 100V/V G = 1000V/V Slew Rate Full Power Settling Time, G = 100, ±10V Output Step to ±0.1%	1μV p-p 70pA p-p 30pA rms ±10V min ±5mA min 0.1Ω 0.01μF max 30kHz 75kHz 1V/μs 15kHz		225% max, both formance (1gV p-p ode rejection (60ffs, 286V2B31 to mainer a 20 C remperature scade roll-off from eighth and improve regulared transducer	A B C COLD FILTER 1500 A125 A125 A125 A125 A125 A125 A125 A125
10Hz to 100Hz ² Current, G = 1000 0.01Hz to 2Hz 10Hz to 100Hz ² VICED OUTPUT ¹ Voltage, 2kΩ Load ³ Current Impedance, de to 2Hz, G = 100V/V Load Capacitance Vicant (Constitution of the constitution of	1μV p-p 70pA p-p 30pA rms ±10V min ±5mA min 0.1Ω 0.01μF max 30kHz 5kHz 1V/μs 15kHz 30μs	crosstalk and DESIGN PEL PRAN NOISE E with high Ch pickup croos put low pass cy pickup an Gypt and Gyp	225% max, both formance (4gV p-p ode rejection (6012, 2350/2331 to main- exade roll-off from exide roll-off from regulared transducer (0.01556/°C max)	A B C C C C C C C C C C C C C C C C C C
10Hz to 100Hz ² Current, G = 1000 0.01Hz to 2Hz 10Hz to 100Hz ² VTED OUTPUT ¹ Voltage, 2kΩ Load ³ Current Impedance, dc to 2Hz, G = 100V/V Load Capacitance VAMMIC RESPONSE (Unfiltered) ² Small Signal Bandwidth -3dB Gain Accuracy, G = 100V/V Slew Rate Full Power Settling Time, G = 100, ±10V Output Step to ±0.1% W PASS FILTER (Bessel)	1μV p-p 70pA p-p 30pA rms ±10V min ±5mA min 0.1Ω 0.01μF max 30kHz 75kHz 1V/μs 15kHz	crosstalk and DESIGN PR. Inspi Nonce R with high Ch pickup croos put low passe cy pickup an Espectary power lines.	225% max, both formance (4gV p-p ode rejection (6012, 2350/2331 to main- exade roll-off from exide roll-off from regulared transducer (0.01556/°C max)	A B C CID OFFSET (10A.77) A C C CID OFFSET (10A.77) A C C CID OFFSET (10A.77) A C C C C C C C CI
10Hz to 100Hz ² Current, G = 1000 0.01Hz to 2Hz 10Hz to 100Hz ² Voltage, 2kΩ Load ³ Current Impedance, dc to 2Hz, G = 100V/V Load Capacitance VNAMIC RESPONSE (Unfültered) ² Small Signal Bandwidth -3dB Gain Accuracy, G = 100V/V G = 1000V/V Slew Rate Full Power Settling Time, G = 100, ±10V Output Step to ±0.1% WPASS FILTER (Bessel) Number of Poles	1μV p-p 70pA p-p 30pA rms ±10V min ±5mA min 0.1Ω 0.01μF max 30kHz 75kHz 1V/μs 15kHz 30μs	crosstalk and DESIGN PEL PRAN NOISE E with high Ch pickup croos put low pass cy pickup an Gypt and Gyp	23% max, both cornance (1gV p-p ode rejection (60%). c 2B36/2B31 to main- or a 20 C. conpensuus cade roll-off from vidit and improve regulared transducer it (6.01556/*C.max).	A B COUNTECTOR DESIGNATIONS No.
10Hz to 100Hz ² Current, G = 1000 0.01Hz to 2Hz 10Hz to 100Hz ² Voltage, 2kΩ Load ³ Current Impedance, dc to 2Hz, G = 100V/V Load Capacitance NAMIC RESPONSE (Unfiltered) ² Small Signal Bandwidth -3dB Gain Accuracy, G = 100V/V G = 1000V/V Slew Rate Full Power Settling Time, G = 100, ±10V Output Step to ±0.1% W PASS FILTER (Bessel) Number of Poles Gain (Pass Band) Cutoff Frequency (-3dB Point)	1μV p-p 70pA p-p 30pA rms ±10V min ±5mA min 0.1Ω 0.01μF max 30kHz 75kHz 1V/μs 15kHz 30μs 3 +1 2Hz 60dB/decade	crosstalk and DESIGN PR. Inspi Nonce R with high Ch pickup croos put low passe cy pickup an Espectary power lines.	23% max, both cornance (1gV p-p ode rejection (60%). c 2B36/2B31 to main- or a 20 C. conpensuus cade roll-off from vidit and improve regulared transducer it (6.01556/*C.max).	A B C C C C C C C C C C C C C C C C C C
10Hz to 100Hz ² Current, G = 1000 0.01Hz to 2Hz 10Hz to 100Hz ² VTED OUTPUT ¹ Voltage, 2kΩ Load ³ Current Impedance, de to 2Hz, G = 100V/V Load Capacitance // NAMIC RESPONSE (Unfiltered) ² Small Signal Bandwidth -3dB Gain Accuracy, G = 100V/V Slew Rate Full Power Settling Time, G = 100, ±10V Output Step to ±0.1% W PASS FILTER (Bessel) Number of Poles Gain (Pass Band) Cutoff Frequency (-3dB Point) Roll-Off Roll-Off	1μV p-p 70pA p-p 30pA rms ±10V min ±5mA min 0.1Ω 0.01μF max 30kHz /5kHz 1V/μs 15kHz 30μs 3 3 4 +1 2Hz 60dB/decade ±5mV	crosstalk and DESIGN PR. Itagh Notice R with high Ch pickup crice cy pickup an cy pickup an power lines, and cither sa	25% max, both formance (4gV p-p ode regiction (60%). 2 2830/2831 to main-ce a 20°C remperature cade roll-off from regulared transducer (0.01856/°C max). 3 or constant cur-	A B S C C C C C C C C C C C C C C C C C C
10Hz to 100Hz ² Current, G = 1000 0.01Hz to 2Hz 10Hz to 100Hz ² VTED OUTPUT ¹ Voltage, 2kΩ Load ² Current Impedance, de to 2Hz, G = 100V/V Load Capacitance (NAMIC RESPONSE (Unfiltered) ² Small Signal Bandwidth -3dB Gain Accuracy, G = 100V/V G = 1000V/V Slew Rate Full Power Settling Time, G = 100, ±10V Output Step to ±0.1% Dw PASS FILTER (Bessel) Number of Poles Gain (Pass Band) Cutoff Frequency (-3dB Point) Roll-Off Offset (at 25°C)	1μV p-p 70pA p-p 30pA rms ±10V min ±5mA min 0.1Ω 0.01μF max 30kHz 75kHz 15kHz 30μs 3 +1 2Hz 60dB/decade ±5mV	crosstalk and DESIGN PR. Itagh Notice R with high Ch pickup crice cy pickup an cy pickup an power lines, and cither sa	25% max, both formance (1gV p-p ode rejection (60ffe, e 2B50/2B31 to main- e a 20°C remperatura scade roll-off from regulared transducer (0.01556/°C max) of constant cur- est level and beidge	A B B C C C C C C C C C C C C C C C C C
10Hz to 100Hz ² Current, G = 1000 0.01Hz to 2Hz 10Hz to 100Hz ² VTED OUTPUT ¹ Voltage, 2kΩ Load ³ Current Impedance, dc to 2Hz, G = 100V/V Load Capacitance NAMIC RESPONSE (Unfiltered) ² Small Signal Bandwidth -3dB Gain Accuracy, G = 100V/V G = 1000V/V Slew Rate Full Power Settling Time, G = 100, ±10V Output Step to ±0.1% DW PASS FILTER (Bessel) Number of Poles Gain (Pass Band) Cutoff Frequency (-3dB Point) Roll-Off Offset (at 25°C) Settling Time, G = 100V/V, ±10V Output Step to ±0.1%	1μV p-p 70pA p-p 30pA rms ±10V min ±5mA min 0.1Ω 0.01μF max 30kHz /5kHz 1V/μs 15kHz 30μs 3 3 4 +1 2Hz 60dB/decade ±5mV	crosstalk and DESIGN PR. Itagh Notice R with high Ch pickup crice cy pickup an cy pickup an power lines, and cither sa	25% max, both formance (1gV p-p ode rejection (60ffe, e 2B50/2B31 to main- e a 20°C remperatura scade roll-off from regulared transducer (0.01556/°C max) of constant cur- est level and beidge	A B B C C C C C C C C C C C C C C C C C
10Hz to 100Hz ² Current, G = 1000 0.01Hz to 2Hz 10Hz to 100Hz ² ATED OUTPUT ¹ Voltage, 2kΩ Load ³ Current Impedance, dc to 2Hz, G = 100V/V Load Capacitance VXAMIC RESPONSE (Unfiltered) ² Small Signal Bandwidth -3d B Gain Accuracy, G = 100V/V Slew Rate Full Power Settling Time, G = 100, ±10V Output Step to ±0.1% DW PASS FILTER (Bessel) Number of Poles Gain (Pass Band) Cutoff Frequency (-3dB Point) Roll-Off Offset (at 25°C) Settling Time, G = 100V/V, ±10V Output Step to ±0.1%	1μV p-p 70pA p-p 30pA rms ±10V min ±5mA min 0.1Ω 0.01μF max 30kHz 75kHz 15kHz 30μs 3 +1 2Hz 60dB/decade ±5mV	crosstalk and DESIGN PR. Itagh Notice R with high Ch pickup crice cy pickup an cy pickup an power lines, and cither sa	125% max, both cornance (16V p-p ode rejection (60Ft), e 2B36V2B31 to main- or a 20 C temperature scade roll-off from eight and improve regulared transducer of (6.01556/°C max) or constant cur- set level and beidge long the 2B36V2B31 long the 2B36V2B31	AC1211/AC1213 CONECTOR DESIGNATIONS IN FUNCTION PIN FUNCTION A REQUILATOR +VR IN 1 EXC SEL 1 O REF IN 4 Vex COUT O REF IN 4 Vex COUT O REF IN 5 SENSE HOW (+) 1 S SENSE LOW (-) 1 S SENSE LOW (-) 2 S SENSE LOW (-) 3 Vex COUT O REF IN 5 SENSE HOW (-) 6 S SENSE LOW (-) 7 O OUTPUT OFFSET TRIM S Vex COUT O REF IN 5 SENSE HOW (-) 1 S SENSE LOW
10Hz to 100Hz ² Current, G = 1000 0.01Hz to 2Hz 10Hz to 100Hz ² ATED OUTPUT ¹ Voltage, 2kΩ Load ² Current Impedance, de to 2Hz, G = 100V/V Load Capacitaine YNAMIC RESPONSE (Unfiltered) ² Small Signal Bandwidth -3dB Gain Accuracy, G = 100V/V G = 1000V/V Slew Rate Full Power Settling Time, G = 100, ±10V Output Step to ±0.1% UNW PASS FILTER (Bessel) Number of Poles Gain (Pass Band) Cutoff Frequency (-3dB Point) Roll-Off Offset (at 25°C) Settling Time, G = 100V/V, ±10V Output Step to ±0.1% RIDGE EXCITATION (See Table 1)	1μV p-p 70pA p-p 30pA rms ±10V min ±5mA min 0.1Ω 0.01μF max 30kHz 75kHz 15kHz 30μs 3 +1 2Hz 60dB/decade ±5mV 600ms	crosstalk and DESIGN PR. Itagh Notice R with high Ch pickup crice cy pickup an cy pickup an power lines, and cither sa	125% max, both cornance (16V p-p ode rejection (60Ft), e 2B36V2B31 to main- or a 20 C temperature scade roll-off from eight and improve regulared transducer of (6.01556/°C max) or constant cur- set level and beidge long the 2B36V2B31 long the 2B36V2B31	AC1211/AC1213 CONNECTOR DESIGNATIONS IN FUNCTION IN ENCHOPSE OF THE PROPERTY
10Hz to 100Hz ² Current, G = 1000 0.01Hz to 2Hz 10Hz to 100Hz ² ATED OUTPUT ¹ Voltage, 2kΩ Load ³ Current Impedance, de to 2Hz, G = 100V/V Load Capacitance Impedance, de to 2Hz, G = 100V/V Load Capacitance Signal Bandwidth -3dB Gain Accuracy, G = 100V/V G = 1000V/V Slew Rate Full Power Settling Time, G = 100, ±10V Output Step to ±0.1% DW PASS FILTER (Bessel) Number of Poles Gain (Pass Band) Cutoff Frequency (-3dB Point) Roll-Off Offset (at 25°C) Settling Time, G = 100V/V, ±10V Output Step to ±0.1% RIDGE EXCITATION (See Table 1) OWER SUPPLY ⁴ Voltage, Rated Performance	1μV p-p 70pA pra 30pA rms ±10V min ±5mA min 0.1Ω 0.01μF max 30kHz +5kHz 1V/μs 15kHz 30μs 3 +1 2Hz 60dB/decade ±5mV 600ms	crosstalk and DESIGN PR. Itagh Notice R with high Ch pickup crice cy pickup an cy pickup an power lines, and cither sa	25% max, both cornance (1gV p-p ode rejection (corts, c 2836/2831 to main- or a 20° C temperature scade roll-off from vidth and improve regulared transducer (0.015%/ C max) or constant cur- c c constant cur- c c transducer-interface c transducer-interface c transducer-interface a accuracy sclections.	A B B C C COL FILTE CONTROL 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
10Hz to 100Hz ² Current, G = 1000 0.01Hz to 2Hz 10Hz to 100Hz ² ATED OUTPUT ¹ Voltage, 2kΩ Load ³ Current Impedance, de to 2Hz, G = 100V/V Load Capacitance VNAMIC RESPONSE (Unfiltered) ² Small Signal Bandwidth -3dB Gain Accuracy, G = 100V/V Slew Rate Full Power Settling Time, G = 100, ±10V Output Step to ±0.1% VP ASS FILTER (Bessel) Number of Poles Gain (Pass Band) Cutoff Frequency (-3dB Point) Roll-Off Coffset (at 25°C) Settling Time, G = 100V/V, ±10V Output Step to ±0.1% LIDGE EXCITATION (See Table 1) VMER SUPPLY ⁴ Voltage, Rated Performance Voltage, Operating	1μV p-p 70pA p-p 30pA rms ±10V min ±5mA min 0.1Ω 0.01μF max 30kHz 75kHz 1V/μs 15kHz 1V/μs 15kHz 30μs 3 +1 ±12 ±12 60dB/decade ±5mV 600ms	crosstalk and DESIGN PR. Itagh Notice R with high Ch pickup crice cy pickup an cy pickup an power lines, and cither sa	125% max, both cornance (16V p-p ode rejection (60Ft), e 2B36V2B31 to main- or a 20 C temperature scade roll-off from eight and improve regulared transducer of (6.01556/°C max) or constant cur- set level and beidge long the 2B36V2B31 long the 2B36V2B31	A B B C C CI OFFSET A B C CI OFFSET A B C CI OFFSET A A B C C CI OFFSET A A B C C CI OFFSET A A B C C CI OFFSET A A CI OFFSET A C C C C C C C C C C C C C C C C C C
10Hz to 100Hz² Current, G = 1000 0.01Hz to 2Hz 10Hz to 100Hz² ATED OUTPUT¹ Voltage, 2kΩ Load³ Current Impedance, de to 2Hz, G = 100V/V Load Capacitance 'YNAMIC RESPONSE (Unfiltered)² Small Signal Bandwidth -3dB Gain Accuracy, G = 100V/V G = 1000V/V Slew Rate Full Power Settling Time, G = 100, ±10V Output Step to ±0.1% DW PASS FILTER (Bessel) Number of Poles Gain (Pass Band) Cutoff Frequency (-3dB Point) Roll-Off Offset (at 25°C) Settling Time, G = 100V/V,±10V Output Step to ±0.1% EIDGE EXCITATION (See Table 1) WER SUPPLY⁴ Voltage, Rated Performance Voltage, Operating Current, Quiescente*	1μV p-p 70pA pra 30pA rms ±10V min ±5mA min 0.1Ω 0.01μF max 30kHz +5kHz 1V/μs 15kHz 30μs 3 +1 2Hz 60dB/decade ±5mV 600ms	crosstalk and DESIGN PR. Itagh Notice R with high Ch pickup crice cy pickup an cy pickup an power lines, and cither sa	25% max, both cornance (1gV p-p ode rejection (corts, c 2836/2831 to main- or a 20° C temperature scade roll-off from vidth and improve regulared transducer (0.015%/ C max) or constant cur- c c constant cur- c c transducer-interface c transducer-interface c transducer-interface a accuracy sclections.	AC1211/AC1213 CONNECTOR DESIGNATIONS IN FUNCTION PIN FUNCTION A REGULATORY IN 1 EXCEPTION A SERVICE OF THE I
10Hz to 100Hz² Current, G = 1000 0.01Hz to 2Hz 10Hz to 100Hz² ATED OUTPUT¹ Voltage, 2kΩ Load³ Current Impedance, de to 2Hz, G = 100V/V Load Capacitance 'YAMMIC RESPONSE (Unfiltered)² Small Signal BandwidthJdB Gain Accuracy, G = 100V/V G = 1000V/V Slew Rate Full Power Settling Time, G = 100, ±10V Output Step to 2-0.1% 'OW PASS FILTER (Bessel) Number of Poles Gain (Pass Band) Cutoff Frequency (-3dB Point) Roll-Off Offset (at 25°C) Settling Time, G = 100V/V, ±10V Output Step to 2-0.1% UNER SUPPLY Voltage, Rated Performance Voltage, Operating Current, Quiescenté EMPERATURE RANGE	1μV p-p 70pA prp 30pA rms ±10V min ±5mA min 0.1Ω 0.01μF max 30kHz *5kHz 11V/μs 15kHz 30μs 3 +1 2Hz 60dB/decade ±5mV 600ms ±15V dc ±(12 to 18)V dc ±15mA	crosstalk and DESIGN PR. Itagh Notice R with high Ch pickup crice cy pickup an cy pickup an power lines, and cither sa	25% max, both cornance (1gV p-p ode rejection (corts, c 2836/2831 to main- or a 20° C temperature scade roll-off from vidth and improve regulared transducer (0.015%/ C max) or constant cur- c c constant cur- c c transducer-interface c transducer-interface c transducer-interface a accuracy sclections.	A B C C C C C C C C C C C C C C C C C C
10Hz to 100Hz ² Current, G = 1000 0.01Hz to 2Hz 10Hz to 100Hz ² VIED OUTPUT ¹ Voltage, 2kΩ Load ² Current Impedance, de to 2Hz, G = 100V/V Load Capacitance "NAMIC RESPONSE (Unfiltered) ² Small Signal Bandwidth -3dB Gain Accuracy, G = 100V/V G = 1000V/V Slew Rate Full Power Settling Time, G = 100, ±10V Output Step to ±0.1% UN PASS FILTER (Bessel) Number of Poles Gain (Pass Band) Cutoff Frequency (-3dB Point) Roll-Off Offset (at 25°C) Settling Time, G = 100V/V, ±10V Output Step to ±0.1% IDGE EXCITATION (See Table 1) UNER SUPPLY ⁴ Voltage, Rated Performance Voltage, Operating Current, Quiescent ⁶ EMPERATURE RANGE Rated Performance	1μV p-p 70pA p-p 30pA rms ±10V min ±5mA min 0.1Ω 0.01μF max 30kHz 75kHz 15kHz 30μs 3 +1 2Hz 60dB/decade ±5mV 600ms ±15V de ±(12 to 18)V de ±(12 to 18)V de ±15mA	crosstalk and DESIGN PR. Itagh Notice R with high Ch pickup crice cy pickup an cy pickup an power lines, and cither sa	125% max, both formance (1gV p-p ode rejection (60ffs. ode rejection (60ffs. er 226 C remperature er 226 C remperature vidth and improve regulared transducer fr (0.015% C max) of constant cur- gen fevel and heidge frag the 2330/2033 er securacy selections of restaducer-interface er sacuracy selections interity and offset drift	A B B C C CIT OF FILTER OF SET TRIM A REQULATOR +VR IN 2 I SEL 1 A REQULATOR +VR IN 2 I SEL 1 A REGULATOR +VR IN 3 I EXC SEL 1 B SENSE LOW (-) 3 VSK COUT 6 C REF OUT 3 VSK COUT 7 C REF OUT 3 VSK COUT 7 C REF OUT 3 VSK COUT 7 C REF OUT 3 C VSK C
10Hz to 100Hz ² Current, G = 1000 0.01Hz to 21tz 10Hz to 100Hz ² ATED OUTPUT ¹ Voltage, 2kΩ Load ³ Current Impedance, de to 2Hz, G = 100V/V Load Capacitance YNAMIC RESPONSE (Unfülrered) ² Small Signal Bandwidth -3dB Gain Accuracy, G = 100V/V G = 1000V/V Slew Rate Full Power Settling Time, G = 100, ±10V Output Step to 26.01% DW PASS FILTER (Bessel) Number of Poles Gain (Pass Band) Cutoff Frequency (-3dB Point) Roll-Off Offset (at 25°C) Settling Time, G = 100V/V, ±10V Output Step to ±0.1% RIDGE EXCITATION (See Table 1) WER SUPPLY Voltage, Rated Performance Voltage, Operating Current, Quiescent ⁶ EMPERATURE RANGE	1μV p-p 70pA prp 30pA rms ±10V min ±5mA min 0.1Ω 0.01μF max 30kHz *5kHz 11V/μs 15kHz 30μs 3 +1 2Hz 60dB/decade ±5mV 600ms ±15V dc ±(12 to 18)V dc ±15mA	crosstalk and DESIGN PR. Itagh Notice R with high Ch pickup crice cy pickup an cy pickup an power lines, and cither sa	25% max, both cornance (1gV p-p ode rejection (corts, c 2836/2831 to main- or a 20° C temperature scade roll-off from vidth and improve regulared transducer (0.015%/ C max) or constant cur- c c constant cur- c c transducer-interface c transducer-interface c transducer-interface a accuracy sclections.	A B C CI FILTER

NOTES

**Specifications same as 2830]/2831].

**Specifications referred to output at pin 7 with 3.75k, 1%, 25ppm/°C fine span resistor installed and internally set 2Hz filter cutoff frequency.

**Specifications referred to the unfiltered output at pin 1.

**Protected for shorts to ground and/or either supply voltage.

**Recommended power supply ADI model 902-2 or model 2835

**Tracking power supplies.

**Tracking power supplies.

**Does not include bridge excitation and load currents.

**Specifications subject to change without notice.

2B30/2B31. The AC1211/AC1213 is an edge connector card with pin receptacles for plugging in the 2B30/2B31. In addition, it has provisions for installing the gain resistors and the bridge excitation, offset adjustment and filter cutoff programming components. The AC1211/ AC1213 is provided with a Cinch 251-22-30-160 (or equivalent) edge connector. The AC1213 includes the adjustment pots; no pots are provided with the AC1211.

Understanding the 2B30/2B31

FUNCTIONAL DESCRIPTION

Models 2B30 and 2B31 accept inputs from a variety of full bridge strain gage-type transducers or RTD sensors and convert the inputs to conditioned high level analog outputs. The primary transducers providing direct inputs may be 60Ω to 1000Ω strain gage bridges, four-wire RTD's or two- or three-wire RTD's in the bridge configuration.

The 2B30 and 2B31 employ a multi-stage design, shown in Figure 1, to provide excellent performance and maximum versatility. The input stage is a high input impedance ($10^8\,\Omega$), low offset and drift, low noise differential instrumentation amplifier. The design is optimized to accurately amplify low level (mV) transducer signals riding on high common mode voltages ($\pm 10V$), with wide (1-2000V/V), single resistor (R_G), programmable gain to accommodate 0.5 mV/V to 36 mV/V transducer spans and 5Ω to 2000Ω RTD spans. The input stage contains protection circuitry for accidental shorts to power line voltage (130V rms) and RFI filtering circuitry.

The inverting buffer amplifier stage provides a convenient means of fine gain trim (0.8 to 1.2) by using a $10k\Omega$ potentiometer (R_F); the buffer also allows the output to be offset by up to $\pm 10V$ by applying a voltage to the noninverting input (pin 29). For dynamic, high bandwidth measurements—the buffer output (pin 1) should be used.

The three-pole active filter uses a unity-gain configuration and provides low-pass Bessel-type characteristics-minimum overshoot response to step inputs and a fast rise time. The cutoff frequency (–3dB) is factory set at 2Hz, but may be increased up to 5kHz by addition of three external resistors ($R_{\rm SEL\,1}$ – $R_{\rm SEL\,3}$).

INTERCONNECTION DIAGRAM AND SHIELDING TECHNIQUES

Figure 1 illustrates the 2B31 wiring configuration when used in a typical bridge transducer signal conditioning application. A recommended shielding and grounding technique for preserving the excellent performance characteristics of the 2B30/2B31 is shown.

Because models 2B30/2B31 are direct coupled, a ground return path for amplifier bias currents must be provided either by direct connection (as shown) or by an implicit ground path having up to $1M\Omega$ resistance between signal ground and conditioner common (pin 28). The sensitive input and gain setting

terminals should be shielded from noise sources for best performance, especially at high gains. To avoid ground loops, signal return or cable shield should never be grounded at more than one point.

The power supplies should be decoupled with $1\mu F$ tantalum and 1000 pF ceramic capacitors as close to the amplifier as possible.

TYPICAL APPLICATION AND ERROR BUDGET ANALYSIS

Models 2B30/2B31 have been conservatively specified using min-max values as well as typicals to allow the designer to develop accurate error budgets for predictable performance. The error calculations for a typical transducer application, shown in Figure 1 (350 Ω bridge, 1mV/V F.S., 10V excitation), are illustrated below.

Assumptions: 2B31L is used, G = 1000, $\Delta T = \pm 10^{\circ} C$, source imbalance is 100Ω , common mode noise is 0.25V (60Hz) on the ground return.

Absolute gain and offset errors can be trimmed to zero. The remaining error sources and their effect on system accuracy (worst case) as a % of Full Scale (10V) are listed:

Error Source	Effect on Absolute Accuracy % of F.S.	Resolution % of F.S.
Gain Nonlinearity Gain Drift	±0.0025 ±0.025	±0.0025
Voltage Offset Drift Offset Current Drift CMR Noise (0.01 to 2Hz)	±0.05 ±0.004 ±0.00025 ±0.01	±0.00025 ±0.01
Total Amplifier Error Excitation Drift	±0.09175 max ±0.15 (±0.03 typ)	±0.01275 max
Total Output Error (Worst Case)	±0.24175 max (±0.1 typ)	±0.0127 max

The total worst case effect on absolute accuracy over $\pm 10^{\circ}$ C is less than $\pm 0.25\%$ and the 2B31 is capable of 1/2 LSB resolution in a 12 bit, low input level system. Since the 2B31 is conservatively specified, a typical overall accuracy error would be lower than $\pm 0.1\%$ of F.S.

In a computer or microprocessor based system, automatic recalibration can nullify gain and offset drifts leaving noise, nonlinearity and CMR as the only error sources. A transducer excitation drift error is frequently eliminated by a ratiometric operation with the system's A/D converter.




Figure 1. Typical Bridge Transducer Application Using 2B31

2B30/2B31

BRIDGE EXCITATION (2B31)

The bridge excitation stage of the model 2B31 is an adjustable output, short circuit protected, regulated supply with internally provided reference voltage (+7.15V). The remote sensing inputs are used in the voltage output mode to compensate for the voltage drop variations in long leads to the transducer. The regulator circuitry input (pin 24) may be connected to +Vs or some other positive dc voltage (pin 28 referenced) within specified voltage level and load current range. Userprogrammable constant voltage or constant current excitation mode may be used. Specifications are listed below in Table I.

MODEL	2B31J	2B31K	2B31L
Constant Voltage Output Mode			
Regulator Input Voltage Range	+9.5V to +28V		
Output Voltage Range	+4V to +15V	ACCURATE CITOR	
Regulator Input/Output Voltage			
Differential	3V to 24V		
Output Current ¹	0 to 100mA max	n Figure 1 (35	* W O
Regulation, Output Voltage			
vs. Supply	0.05%/V		
Load Regulation, IL = 1mA to			
70 (lr = 50mA	0.1%	os Onar si es	uslede
Output Voltage vs. Temperature	0.015%/°C max		
(0 to +70°C)	0.003%/°C typ	· armist bei	10 mm 31
Output Noise	1mV rms		
Reference Voltage (Internal)	7.15V ±3%	ic gain and off	Blood
Constant Current Output Mode			
Regulator Input Voltage Range	+9.5V to +28V	as nos souse se	
Output Current Range	100µA to 10mA	rase) as a % of	*Drsou
Compliance Voltage	0 to 10V		
Load Regulation	0.1%		
Temperature Coefficient			
(0 to +70°C)	0.003%/°C	Excet Source	
Output Noise	1μA rms		

Output Current derated to 33mA max for 24V regulator input/output

Table I. Bridge Excitation Specifications

OPERATING INSTRUCTIONS

Gain Setting: The differential gain, G, is determined according to the equation:

$$G = (1 + 94k\Omega/R_G) [20k\Omega/(R_F + 16.2k\Omega)]$$

where R_G is the input stage resistor shown in Figure 1 and R_F is the variable $10k\Omega$ resistor in the output stage. For best performance, the input stage gain should be made as large as possible, using a low temperature coefficient (10ppm/°C) R_G , and the output stage gain can then be used to make a $\pm 20\%$ linear gain adjustment by varying R_F .

Input Offset Adjustment: To null input offset voltage, an optional $100 k\Omega$ potentiometer connected between pins 13 and 14 (Figure 1) can be used. With gain set at the desired value, connect both inputs (pins 12 and 15) to the system common (pin 28), and adjust the $100 k\Omega$ potentiometer for zero volts at pin 3. The purpose of this adjustment is to null the internal amplifier offset and it is not intended to compensate for the transducer bridge unbalance.

Output Offset Adjustment: The output of the 2B30/2B31 can be intentionally offset from zero over the ±10V range by applying a voltage to pin 29, e.g., by using an external potentiometer or a fixed resistor. Pin 29 is normally grounded if output offsetting is not desired. The optional filter amplifier offset null capability is also provided as illustrated in Figure 1.

Filter Cutoff Frequency Programming: The low pass filter cutoff frequency may be increased from the internally set 2Hz by the addition of three external resistors connected as shown in Figure 1. The values of resistors required for a desired cutoff frequency, f_C, above 5Hz are obtained by the equation below:

$$R_{SEL_1} = 11.6 \times 10^6 / (2.67f_c - 4.34);$$

 $R_{SEL_2} = 27.6 \times 10^6 / (4.12f_c - 7);$
 $R_{SEL_3} = 1.05 \times 10^6 / (0.806f_c - 1.3);$

where R_{SEL} is in ohms and f_c in Hz. Table II gives the nearest 1% R_{SEL} for several common filter cutoff (-3dB) frequencies.

f _c (Hz)	R _{SEL1} (kΩ) (Pin 1 to 9)	R _{SEL2} (kΩ) (Pin 9 to 8)	R _{SEL3} (kΩ) (Pin 8 to 6)
2	Open	Open	Open
5	1270.000	2050.00	383.000
10	523.000	806.00	154.000
50	90.000	137.00	26.700
100	44.200	68.10	13.300
500	8.660	13.30	2.610
1000	4.320	6.65	1.300
5000	0.866	1.33	0.261

Table II. Filter Cutoff Frequency vs. RSEL

Voltage Excitation Programming: Pin connections for a constant voltage output operation are shown in Figure 2. The bridge excitation voltage, $V_{\rm EXC}$, is adjusted between +4V to +15V by the $20k\Omega$ (50ppm/°C) RVSEL potentiometer. For ratiometric operation, the bridge excitation can be adjusted by applying an external positive reference to pin 25 of the 2B31. The output voltage is given by: $V_{\rm EXC}$ OUT = $3.265V_{\rm REF}$ I_{IN}. The remote sensing leads should be externally connected to the excitation leads at the transducer or jumpered as shown in Figure 2 if sensing is not required.




Figure 2. Constant Voltage Excitation Connections

Current Excitation Programming: The constant current excitation output can be adjusted between $100\mu A$ to 10mA by two methods with the 2B31. Figure 3 shows circuit configuration for a current output with the maximum voltage developed across the sensor (compliance voltage) constrained to +5V. The value of programming resistor $R_{\rm ISEL}$ may be calculated from the relationship: $R_{\rm ISEL} = (V_{\rm REG~IN} - V_{\rm REF~IN})/I_{\rm EXC}$ OUT. This application requires a stable power supply because any variation of the input supply voltage will result in a change in the excitation current output.




Figure 3. Constant Current Excitation Connections (V_{COMPL} = 0 to +5V)

A compliance voltage range of 0 to +10V can be obtained by connecting the 2B31 as shown in Figure 4. The $2k\Omega$ potentiometer R_{ISEL} is adjusted for desired constant current excitations.



Figure 4. Constant Current Excitation Connections (VCOMPL = 0 to +10V)

10

APPLICATIONS

Strain Measurement: The 2B30 is shown in Figure 5 in a strain measurement system. A single active gage $(120\Omega, \, GF=2)$ is used in a bridge configuration to detect small changes in gage resistance caused by strain. The temperature compensation is provided by an equivalent dummy gage and two high precision 120Ω resistors complete the bridge. The 2B35 adjustable power supply is set to a low +3V excitation voltage to avoid the self-heating error effects of the gage and bridge elements. System calibration produces a 1V output for an input of 1000 microstrains. The filter cutoff frequency is set at 100Hz.




Figure 5. Interfacing Half-Bridge Strain Gage Circuit

Pressure Transducer Interface: A strain gage type pressure transducer (BLH Electronics, DHF Series) is interfaced by the 2B31 in Figure 6. The 2B31 supplies regulated excitation (+10V) to the transducer and operates at a gain of 333.3 to achieve 0-10V output for 0-10,000 p.s.i. at the pressure transducer. Bridge Balance potentiometer is used to cancel out any offset which may be present and the Fine Span potentiometer adjustment accurately sets the full scale output. Depressing the calibration check pushbutton switch shunts a system calibration resistor (R_{CAL}) across the transducer bridge to give an instant check on system calibration.




Figure 6. Pressure Transducer Interface Application

Platinum RTD Temperature Measurement: In Figure 7 model 2B31 provides complete convenient signal conditioning in a

wide range (–100°C to +600°C) RTD temperature measurement system. YSI - Sostman four-wire, 100Ω platinum RTD (PT139AX) is used. The four wire sensor configuration, combined with a constant current excitation and a high input impedance offered by the 2B31, eliminates measurement errors resulting from voltage drops in the lead wires. Offsetting may be provided via the 2B31's offset terminal. The gain is set by the gain resistor for a +10V output at +600°C. This application requires a stable power supply.




Figure 7. Platinum RTD Temperature Measurement

Interfacing Three-Wire Sensors: A bridge configuration is particularly useful to provide offset in interfacing to a platinum RTD and to detect small, fractional sensor resistance changes. Lead compensation is employed, as shown in Figure 8, to maintain high measurement accuracy when the lead lengths are so long that thermal gradients along the RTD leg may cause changes in line resistance. The two completion resistors (R1, R2) in the bridge should have a good ratio tracking (±5ppm/°C) to eliminate bridge error due to drift. The single resistor (R3) in series with the platinum sensor must, however, be of very high absolute stability. The adjustable excitation in the 2B31 controls the power dissipated by the RTD itself to avoid self-heating errors.




Figure 8. Three-Wire RTD Interface

Linearizing Transducer Output: To maximize overall system linearity and accuracy, some strain gage-type and RTD transducer analog outputs may require linearization. A simple circuit may be used with the 2B31 to correct for the curvature in the input signal as shown in Figure 9. The addition of feedback in the excitation stage will allow for the correction of

2B30/2B31

nonlinearity by the addition of two components. The sense of the feedback is determined by whether the nonlinearity is concave upward or concave downward (jumper A to pin 21, or to pin 25). The magnitude of the correction is determined by the resistor, R_{SEL}, and the *linearity adjust* pot provides a fine trim.

If an RTD is to be used, the adjustment can be made efficiently, without actually changing the temperature, by simulating the RTD with a precision resistance decade. The offset is adjusted at the low end of the resistance range, the fine span is adjusted at about one third of the range, and the linearity is adjusted at a resistance corresponding to full-scale temperature. One or two iterations of the adjustments will probably be found necessary because of the interaction of linearity error and scale-factor error. This circuit's applications are not restricted to RTD's; it will work in most cases where bridges are used — e.g., load cells and pressure transducers.




Figure 9. Transducer Nonlinearity Correction

AGNITUDE OF CORRECTION. ED FOR STRAIN GAGE TYPE I

PERFORMANCE CHARACTERISTICS

Input Offset Voltage Drift: Models 2B30/2B31 are available in three drift selections: ± 0.5 , ± 1 and $\pm 3\mu V/^{\circ}C$ (max, RTI, G = 1000V/V). Total input drift is composed of two sources (input and output stage drifts) and is gain dependent. Figure 10 is a graph of the worst case total voltage offset drift vs. gain for all versions.




Figure 10. Total Input Offset Drift (Worst Case) vs. Gain

Gain Nonlinearity and Noise: Nonlinearity is specified as a percent of full scale (10V), e.g. 0.25 mV RTO for 0.0025%. Three maximum nonlinearity selections offered are: $\pm 0.0025\%$, $\pm 0.005\%$ and $\pm 0.01\%$ (G = 1 to 2000 V/V). Models 2B30/2B31

offer also an excellent voltage noise performance by guaranteeing maximum RTI noise of $1\mu V$ p-p (G = 1000V/V, $R_S \le 5k\Omega$) with noise bandwidth reduced to 2Hz by the LPF.

Common Mode Rejection: CMR is rated at ± 10 V CMV and 1k Ω source imbalance. The CMR improves with increasing gain. As a function of frequency, the CMR performance is enhanced by the incorporation of low pass filtering, adding to the 90dB minimum rejection ratio of the instrumentation amplifier. The effective CMR at 60Hz at the output of the filter ($f_c = 2$ Hz) is 140dB min. Figure 11 illustrates a typical CMR vs. Frequency and Gain.




Figure 11. Common-Mode Rejection vs. Frequency and Gain

Low Pass Filter: The three pole Bessel-type active filter attenuates unwanted high-frequency components of the input signal above its cutoff frequency (-3dB) with 60dB/decade roll-off. With a 2Hz filter, attenuation of 70dB at 60Hz is obtained, settling time is 600ms to 0.1% of final value with less than 1% overshoot response to step inputs. Figure 12 shows the filter response.




Figure 12. Filter Amplitude Response vs. Frequency

Figure 13. Maximum Load Current vs. Regulator Input-Output Voltage Differential

Bridge Excitation (2B31): The adjustable bridge excitation is specified to operate over a wide regulator input voltage range (+9.5V to +28V). However, the maximum load current is a function of the regulator circuit input-output differential voltage, as shown in Figure 13. Voltage output is short circuit protected and its temperature coefficient is ±0.015% V_{OUT}/°C max (±0.003%/°C typ). Output temperature stability is directly dependent on a temperature coefficient of a reference and for higher stability requirements, a precision external reference may be used.

2B50

FEATURES

Accepts J, K, T, E, R, S or B Thermocouple Types Internally Provided Cold Junction Compensation High CMV Isolation: ±1500V pk

High CMR: 160dB min @ 60Hz Low Drift: ±1µV/°C max (2B50B) High Linearity: ±0.01% max (2B50B) Input Protection and Filtering Screw Terminal Input Connections

APPLICATIONS

Precision Thermocouple Signal Conditioning For:
Process Control and Monitoring
Industrial Automation
Energy Management
Data Acquisition Systems

GENERAL DESCRIPTION

The model 2B50 is a high performance thermocouple signal conditioner providing input protection, isolation and common mode rejection, amplification, filtering and integral cold junction compensation in a single, compact package.

The 2B50 has been designed to condition low level analog signals, such as those produced by thermocouples, in the presence of high common mode voltages. Featuring direct thermocouple connection via screw terminals and internally provided reference junction temperature sensor, the 2B50 may be jumper programmed to provide cold junction compensation for thermocouple types J, K, T, and B, or resistor programmed for types E, R, and S.


The high performance of the 2B50 is accomplished by the use of reliable transformer isolation techniques. This assures complete input to output galvanic isolation (±1500V pk) and excellent common mode rejection (160dB @ 60Hz).

Other key features include: input protection (220V rms), filtering (NMR of 70dB @ 60Hz), low drift amplification $(\pm 1\mu V)^{0}$ C max - 2B50B), and high linearity ($\pm 0.01\%$ max - 2B50B).

APPLICATIONS

The 2B50 has been designed to provide thermocouple signal conditioning in data acquisition systems, computer interface systems, and temperature measurement and control instrumentation.

FUNCTIONAL BLOCK DIAGRAM



In thermocouple temperature measurement applications, outstanding features such as low drift, high noise rejection, and 1500V isolation make the 2B50 an ideal choice for systems used in harsh industrial environments.

DESIGN FEATURES AND USER BENEFITS

High Reliability: To assure high reliability and provide isolation protection to electronic instrumentation, the 2B50 has been conservatively designed to meet the IEEE Standard for transient voltage protection (472-1974: SWC) and provide 220V rms differential input protection.


High Noise Rejection: The 2B50 features internal filtering circuitry for elimination of errors caused by RFI/EMI, series mode noise, and 50Hz/60Hz pickup.

Ease of Use: Internal compensation enables the 2B50 to be used with seven different thermocouple types. Unique circuitry offers a choice of internal or remote reference junction temperature sensing. Thermocouple connections may be made either by screw terminals or, in applications requiring PC Board connections, by terminal pins.

Small Package: 1.5" × 2.5" × 0.6" size conserves board space.

10

2B50—SPECIFICATIONS (typical @ +25°C and V_s = +15V unless otherwise noted)



NOTES

^{*}Specifications same as 2B50A.

Gain nonlinearity is specified as a percentage of output signal span representing peak deviation from the

best straight line; e.g., nonlinearity at an output span of 10V pk-pk $(\pm 5V)$ is $\pm 0.01\%$ or $\pm 1mV$. Does not include open circuit detection current of 20nA (optional by jumper connection).

³ Open input response time is dependent upon gain. ⁴ When used with internally provided CJC sensor.

⁵ Compensation error contributed by ambient temperature changes at the module, 6 Output swing of ±10V may be obtained through output scaling (Figure 5).

Specifications subject to change without notice.

FUNCTIONAL DESCRIPTION

The internal structure of the 2B50 is shown in Figure 1. An input filtering and protection network precedes a low drift, high performance amplifier whose gain is set by a user supplied resistor ($R_{\rm G}$) for gains of 50 to 1000V/V. Isolated power is brought out to permit convenient adjustment of the input offset voltage, if desired.




Figure 1. 2B50 Functional Block Diagram

Internal circuitry provides reference junction compensation. An integral reference junction sensor is provided for direct thermocouple connections, or an external reference sensor (2N2222 transistor) may be used in applications having remote thermocouple termination. Compensating networks for thermocouple types J, K, and T are built into the 2B50. A fourth compensation (X) may be programmed with a single resistor for any other thermocouple type. The 2B50 can be programmed for uncompensated output when used with inputs other than thermocouples.

Transformer coupling is used to achieve stable, reliable input to output galvanic isolation, as well as elimination of ground loop error effects.

Normally, the full scale output of the 2B50 is $\pm 5V$. However, with the addition of an external resistive divider, the output buffer amplifier may be scaled for a gain of up to 2, providing a full scale output swing of $\pm 10V$.

OPERATING INSTRUCTIONS

The connections shown in Figure 2 are common to most applications using the 2B50, and, in many cases, will be all that is required.




Figure 2. Basic 2B50 Application

Two sets of parallel thermocouple input connections are provided. The thermocouple input may be connected by screw terminals (Input+, Input-) or to terminal Pins 1(-) and 2(+) in cases where thermocouples are to be remotely terminated. The following sections describe a basic thermocouple application, as well as detail some optional connections to enhance performance in more demanding applications. Jumper A (Figure 2) is used to disconnect cold junction compensation circuitry during offset adjustments.

INTERCONNECTION GUIDELINES

All power supply inputs should be decoupled with $1\mu F$ capacitors as close to the unit as possible. Any jumpers installed for programming purposes should also be installed as close as possible to minimize noise pickup effects.

Since the oscillator section of the 2B50 accounts for most of the power consumption but can accept a wide range of voltage (+13V to +18V), it may be desirable to power this section from a convenient source of unregulated power.

If the same supply is to be used for both amplifier and oscillator circuitry, the power supply returns should be brought out separately so that oscillator power supply currents do not flow in the low lead of the signal output. In either case, a 1µF capacitor must be connected from +V_{OSC} (Pin 28 to Oscillator COM (Pin 29).

The oscillator and amplifier sections are completely isolated; therefore, a dc power return path is not required between the two power supply commons.

GAIN SETTING

The gain of the 2B50 is set by a user-supplied resistor (R_G) connected as shown in Figure 2. Gain will normally be selected so that the maximum output of the signal source will result in a plus full scale output swing. The resistor value required is determined by the equation: $R_G = 200 k\Omega/G-1$).

A series trim on the gain setting resistor can be used to trim out the resistor tolerance and module gain error (Figure 3). Since addition of a series resistance will always decrease gain, the value of the gain-setting resistor should be selected to provide a gain somewhat higher than the desired trimmed gain. A good quality (e.g., 10ppm/°C), metal-film resistor should be used for R_G, since drift of R_G will add to the overall gain drift of the 2B50. A cermet pot is suitable for the trim. Note that a minimum gain of 50 is required for guaranteed operation.




Figure 3. Gain Adjustment

INPUT AND OUTPUT OFFSET ADJUSTMENTS

The 2B50 has provisions for adjusting input and output offset errors of the module. None of the offset adjustments will affect drift performance, and adjustments need not be used unless the particular application calls for lower offsets than those specified.

Connections for offset adjustments are shown in Figure 4.

Isolated supply voltages are brought out for input trimming convenience only and are not for use as a power supply for external components.




Figure 4. (A) Input and (B) Output Offset Adjustment

OFFSET CALIBRATION

- 1. Short Input + and Input together.
- Disconnect cold junction compensation circuitry by removing Jumper "A" (Figure 2).
- 3. Adjust input offset trim pot (±250µV range, RTI) to zero output while operating at the desired gain. In most applications, adjustment of the input offset alone will be sufficient. Output offset adjustment (±30mV range) may be performed if it is desired to adjust output offset on the nonisolated side.

OPEN INPUT DETECTION

Connecting the open input detection pin (Pin 39) to Input High (Pin 2) creates a 20nA bias current which will provide a negative overscale response if the input is opened, or in case of thermocouple "burn out". The speed at which this occurs is dependent on gain, with a typical response time of 1.4sec @ G = 250. For positive upscale response, connect a $500 M\Omega$ resistor between $+V_{ISO}$ (Pin 8) and Input Hi (Pin 2).

OUTPUT SCALING

With the output scale (Pin 16) connected to the output (Pin 17), the full scale output range is $\pm 5 V$ and the total gain is equal to the gain set by R_G . For applications requiring a full scale output of $\pm 10 V$, a resistive divider may be connected to provide a gain of 2 at the output amplifier (see Figure 5). In this configuration, total gain will be twice the gain set by R_G . Output gains greater than 2 cannot be used.




Figure 5. Output Scaling Connections

COLD JUNCTION COMPENSATION

The 2B50 may be programmed to provide cold junction compensation for types J, K and T thermocouples by connecting a jumper from Input Low (Pin 1) to the appropriate programming points (Pin 42 for J, Pin 41 for K or T). To compensate other themocouple types, a resistor (R_X) is connected from the "X" programming point (Pin 40) to Input Low (Pin 1). Table I shows the appropriate R_X values for types E, R, and S. R_X should be a 50ppm/°C, 1% tolerance resistor.

Type B thermocouples are unique, in that they have almost no output in the $+5^{\circ}$ C to $+45^{\circ}$ C range, and therefore, do not require cold junction compensation at all. To accommodate a type B thermocouple, resistor R_X must be left open. Error due to cold junction temperature will be less than $\pm 1^{\circ}$ C for any measurement above 260° C. In the measurement range above 1000° C (where type B thermocouples are normally used) the error will be less than $\pm 0.3^{\circ}$ C.

T Type	$R_X(k\Omega)$
E	1.85
R,S	19.6
В	Open

Table I. Compensation Values for Thermocouple Types E, R, S and B

REMOTE REFERENCE SENSING

In applications requiring termination of themocouple leads at a point located remotely from the 2B50, with connections brought to the 2B50 (Pins 1, 2) by copper wires, reference temperature sensing at the remote location will be necessary. The 2B50 has provisions for connection of a 2N2222 transistor (metal can version) for use as a reference junction sensor. The connections are shown in Figure 6. The remote sensing transistor is calibrated by adjusting $R_{\rm CAL}$ to obtain the value of $V_{\rm CAL}$ as specified in Table II.

(Example: V_{CAL} = 570.0mV @ 25°C)




Figure 6. Remote Reference Junction Sensing

Sensor Temp (°C)	V _{CAL} (mV)
nal resimive of pider, the	616.5
10	(010
	593.3
20	581.6
23	570.0
n of norm 30 on C stug	330.1
le od lilw 35 so ynum m	546.8
40	535.1
45	523.5

(Values may be interpolated)

Table II. Calibration Voltages vs. Sensor Temperature

Proper sensor placement is important. Close thermal contact of the sensor and thermocouple termination point (reference junction) is essential for accurate operation of the 2B50. The sensor may be placed any distance from the 2B50. When the sensor leads are more than ten feet long, or in the presence of strong noise signal sources, shielded cable should be used.



Four-Channel, Isolated Thermocouple/mV Conditioners

2B54/2B55

FEATURES

Low Cost Per Channel

Wide Input Span Range: ±5mV to ±100mV (2B54) ±50mV to ±5V (2B55)

Pin Compatible with 2B34 RTD Conditioner

High CMV Isolation: ±1000V de; CMR = 156dB min @ 60Hz Low Input Offset Voltage Drift: ±1µV/°C max (2B54B)

Low Input Offset Voltage Drift: ±1µV/°C max (2B Low Gain Drift: ±25ppm/°C max (2B54B) Low Nonlinearity: ±0.02% max (±0.012% typ)

Normal Mode Input Protection (130V rms) and Filtering Channel Multiplexing: 400 chan/sec Scanning Speed

Solid State Reliability

APPLICATIONS

Multichannel Thermocouple Temperature Measurements Low and High Level Data Acquisition Systems Industrial Measurement and Control Systems

GENERAL DESCRIPTION

Models 2B54 and 2B55 are low cost, high performance, fourchannel signal conditioners. Both models are functionally complete, providing input protection, isolation and common mode rejection, multiplexing, filtering and amplification.

The 2B54 has been designed to condition low level signals (\pm 5mV to \pm 100mV), like those generated by thermocouples or strain gages, in the presence of high common mode voltages. The 2B55 is optimized to condition \pm 50mV to \pm 5V or 4 to 20mA transmitter signals as inputs. The four-channel structure of both models results in significant cost and size reduction.


The high performance of the 2B54 and 2B55 is accomplished by the use of reliable transformer isolation techniques and an amplifier-per-channel architecture. Each of the input channels is galvanically isolated ($\pm 1000 \text{V}$ dc) from the other input channels and from output ground. The amplifier-per-channel structure is used to obtain low input drift ($\pm 1\mu \text{V}/^{\circ}\text{C}$ max, 2B54B), high common mode rejection (156dB @ 60Hz), and very stable gain ($\pm 25 \text{ppm}/^{\circ}\text{C}$ max). Other key features include low input noise ($1\mu \text{V}$ p-p), low nonlinearity ($\pm 0.02 \%$ max) and open-thermocouple detection (2B54).

APPLICATIONS

Models 2B54 and 2B55 were designed to serve as a superior alternative to the relay multiplexing circuits used in multichannel data acquisition systems, computer interface systems, process signal isolators, and temperature measurement and control instrumentation. Advantages over relay circuits include functional versatility, superior performance, and solid state reliability. Both models are also pin compatible with the 2B34, four-channel RTD/strain gage conditioner.

In thermocouple temperature measurement applications, outstanding low drift, high noise rejection, high throughput and 1000V isolation make the 2B54 a natural choice over flying

FUNCTIONAL BLOCK DIAGRAM



capacitor multiplexers in conditioning any thermocouple type. When cold junction compensation is required in measurement of temperature with thermocouples, the 2B54 may be used directly with the model 2B56 Universal Cold Junction Compensator.


DESIGN FEATURES AND USER BENEFITS

High Reliability: To assure high reliability and provide isolation protection to electronic instrumentation, reliable transformer isolation and solid state switching are used. Both models have been conservatively designed to meet the IEEE standard for Transient Voltage Protection (472-1974:SWC) and offer 130V rms normal mode input protection.

High Noise Rejection: To preserve high system accuracy in electrically noisy industrial environments, the 2B54 and 2B55 provide excellent common mode noise rejection, RFI/EMI immunity, and low pass filtering for rejection of series mode noise and 50Hz/60Hz pickup.

Ease of Use: The multichannel, functionally complete design in a compact $(2'' \times 4'' \times 0.4'')$ module, assures ease of use, conserves board space and eliminates the need for a number of discrete components necessary in relay multiplexing circuits.

Low Cost: The 2B54 and 2B55 offer the lowest cost per channel for isolated, solid state, low level signal conditioners.



10-118 SIGNAL CONDITIONING COMPONENTS

FUNCTIONAL DESCRIPTION

The internal structure of the 2B54/2B55 is shown in Figure 1. Four individually isolated input channels are multiplexed into a single output buffer, with the desired channel selected by control inputs SELECT A through SELECT D. Isolated power and timing signals for the input channels are provided by an internal oscillator.

Each channel contains an input protection and filtering network and a low-drift amplifier whose gain is set by a user-supplied resistor (R_G). Additional filtering is provided in the amplifier circuit. This structure preserves signal integrity by taking all signal gain ahead of the isolation and multiplexing circuits. The isolated power supply for each channel is brought out to permit convenient fine adjustment of the input offset voltage if desired.

Transformer coupling is used to achieve stable, reliable galvanic isolation of each channel from all other channels and from output ground. Although the bandwidth of the input channels is small (<2Hz at high gains) to provide immunity to normal-mode noise, the multiplexing technique allows the channels to be scanned at a high rate (400 channels/sec). Thus a high revisitation rate is maintained even in systems with a large number of input channels.

The output buffer amplifier operates at unity gain with feedback provided by an external connection from the DIRECT output to the SENSE input. The DIRECT output provides a ±5V swing with low source resistance to permit error-free operation with heavy loads. In addition, a separate series-switched output with an active-low enable control is provided so that multiple modules may be combined without the use of external analog multiplexers. An offset trim point which does not affect drift is also provided on the output channel.




Figure 1. 2B54/2B55 Functional Block Diagram

The internal oscillator has its own power supply pins for enhanced application flexibility, and a sync mechanism is provided to eliminate beat-frequency errors when multiple 2B54/

s are used or when a system clock is present.

The 2B54 and 2B55 share the same design, differing only in input specifications and filter characteristics.

OPERATING INSTRUCTIONS

The connections shown in Figure 2 are common to most applications of the 2B54/2B55, and in many cases will be all that is required. The following sections describe this basic application and also detail some optional connections which enhance the module's utility in more complex applications.




Figure 2. Basic 2B54/2B55 Application

Interconnection Guidelines

In any high accuracy isolator application it is important to minimize coupling between input and output, and the 2B54/2B55 pinout has been designed to make this easy to do. For best results, keep all leads associated with signals on the input edge as far as possible from signals on the output edge. This will minimize the effects of board leakage and capacitance. The use of a guard track on both sides of the board (Figure 2) can also be helpful.

The power supplies should be decoupled with tantalum capacitors as close to the unit as possible. For lowest noise, the output grounding scheme should be as shown in Figure 2. The output signal common is connected directly to pin 12, with power supply returns brought separately to that pin so that power supply currents do not flow in the low lead of the signal output.

Since most of the power taken by the 2B54/2B55 is supplied to the internal oscillator which requires only a positive supply and can accommodate a wide range of supply voltages, it is sometimes desirable to power the oscillator from a convenient source of unregulated power (such as +24V - Figure 2). A $0.1\mu\text{F}$ capacitor should be then connected directly from pin 12 to pin 31. Since the output and oscillator circuits are not fully isolated, a dc path must exist between the two power supply commons. A small (one or two volts) potential difference between OUT COM and OSC COM will not affect operation.

2B54/2B55 of palbastrachall

Gain Setting

The gain of each channel is independently set by a user-supplied resistor (R_G) connected as shown in Figure 2. Channel gain will normally be selected so that the maximum output of the signal source will result in a plus or minus full scale $(\pm 5V)$ output swing. The resistor value required is $R_G=10k\Omega/\left(G-1\right)$. Thus if $R_G=101\Omega$, the gain will be 100, and an input signal swing of $\pm 50mV$ will yield an output span of $\pm 5V$.

A parallel trim on the gain-setting resistor can be used to trim out the resistor's tolerance and the module's gain error (Figure 3). Since a parallel trim will always increase the gain, the value of the gain-setting resistor should be chosen to give an untrimmed gain somewhat lower than the desired trimmed gain. Good quality metal-film resistors should be used for $R_{\rm G}$ since gain accuracy and drift are a direct function of $R_{\rm G}$'s characteristics. Cermet pots are suitable for the trim.





Figure 3. Input Offset and Gain Adjustments

Optional Offset Adjustment

The 2B54/2B55 has provision for fine adjustment of the input offset of each channel and the output offset of the entire module. None of the offset adjustments affect offset drift, and there is no need to make any adjustment unless the application calls for tighter offsets than those specified for the module type.

Connections for input offset adjustment are shown in Figure 3. This is a fine trim with a limited range ($\pm 250\mu V - 2854$ and $\pm 1mV - 2855$, RTI), used to adjust each channel for zero offset while operating at the desired gain. Since the range of the input offset trim is small, it will usually be necessary to adjust output offset first. This can be conveniently done by operating one channel with zero input at unity gain (by disconnecting the gain resistor) and adjusting the output offset control for zero output. Connections for output offset adjustment are shown in Figure 4.



*TO PRESERVE GAIN STABILITY THE OUTPUT GAIN ADJUSTMEN' RANGE SHOULD NOT BE MORE THAN 10%.

Figure 4. Output Offset and Master Gain Adjustments

An alternative offset adjustment procedure is appropriate in applications where the channel gains are field-selected by switching the gain-setting resistor. Here it is desirable to set the input offset so that there is no zero shift at the output when the gain is changed. To make the adjustment, switch back and forth from low to high gain with zero input and adjust the input offset control until no shift occurs at the output when changing gains. Then adjust the output offset control for zero output at the lower gain.

Stable components (a metal film resistor and a cermet pot) should be used for the input offset adjustment to avoid compromising drift. Output offset adjustment components are not critical and may be omitted altogether when a single 2B54/2B55 is followed by an A to D Converter that has a zero adjustment.

Channel Selection

Each channel in the 2B54/2B55 is turned on and off by a SELECT input. As indicated in Figure 1, each SELECT input consists of an LED in series with a resistor, and is not connected to any other circuits in the module. Turning the LED on (1≥2.5mA) turns the channel on, and turning the LED off (1≤50μA) turns the channel off. This allows considerable flexibility of connection, but the easiest way to use the SELECT inputs is to tie all four SELECT + pins to +5V and drive the SELECT—inputs from TTL logic (either open-collector or totem-pole outputs can be used), as shown in Figure 2.

It is also possible to use CMOS logic to drive the SELECT inputs (Figure 5). With a +15V logic supply a standard CMOS decoder or gate can supply enough current to drive the SELECT inputs directly, but at lower supply voltages it is advisable to use a buffer such as that shown in Figure 5b. The power taken by the SELECT inputs is small, since only one is on at a time, but at the higher CMOS supply voltages more current than the required 2.5mA will flow. This does not affect operation, but if desired the current can be brought back to the minimum value with series resistors as shown in Figure 5. Use $2k\Omega$ for 10V operation, and $3.9k\Omega$ at 15V.

The maximum reverse voltage applied to any SELECT input must be limited to 3V to avoid damage to the LED. Maximum forward current should be kept below 25mA. Each SELECT input is isolated from all other circuits in the module and may be operated up to ±50V away from output and power ground.

Channels may be selected in any order, and there are no restrictions on rate or duty cycle except the 2.5ms settling time for access to a channel. It should be noted, however, that selecting two or more channels simultaneously for more than a few microseconds will result in a very long settling time when the conflict is resolved. Timing overlaps should therefore be avoided.




Figure 5. CMOS Channel Selection

Channel Expansion

The 2B54/2B55 has provision for directly interconnecting several modules when more than four channels are needed. The series-switched outputs of a group of modules are connected together, the SELECT inputs are driven in parallel, and the output of the desired module is selected using the Output Enable pin. This is shown in Figure 6. A single 74LS139 decoder is used to drive the SELECT inputs of up to four modules, and also provides address expansion so that the binary coded channel address word selects the appropriate module output via the Output Enable pins. The overall operation of the series-switched outputs is analogous to three-state logic, and the output rail is thus an analog bus.

It is possible to operate up to sixteen modules in parallel, for a total of 64 input channels. Note that it will be necessary to break up the SELECT inputs into several groups to avoid overloading the decoder when many modules are used. The settling time of the output switches is $<50\mu$ s to $\pm0.01\%$ and is thus negligible in comparison to the channel selection times.

The Output Enable signal is active low, and is compatible with both TTL and CMOS logic. The switching threshold is +1.8V; input current at 0V is typically -0.4mA.

The output resistance of the Switched Output (typically $35\Omega + 0.5\%$ °C) is low enough to provide fast switching times but will cause gain errors when driving a heavy load. A single buffer isolating the Switched Outputs from the load will solve this problem in an "analog bus" application (Figure 6). In single-module applications the DIRECT (low impedance) output should be used. Note that in all cases the SENSE pin must be connected to the DIRECT output to provide feedback for the output amplifier.




Figure 6. Expansion to More than Four Channels

Synchronization

In applications where multiple 2B54/2B55's are used in close proximity or when system clock signals are present near the isolator, differences in individual oscillator frequencies may cause "beat frequency" related output errors. To eliminate these errors, multiple units may be synchronized by connecting the SYNC OUT (pin 33) terminal to the SYNC IN (pin

32) terminal of the adjacent 2B54/2B55 (Figure 7). The first of a group of modules may be synchronized to an external source via the SYNC IN pin. To minimize noise pickup, sync wiring should be separated from analog signal runs.

The frequency of the external sync source, when used, will have a small effect on the gain and output offset of the 2B54/2B55. Thus any adjustments should be made with the module synchronized.




Figure 7. Synchronization

Open Input Detection

The 2B54 can be programmed to respond to an open-circuit condition on a channel input with either an upscale or downscale response when the affected channel is selected. The response time to detect an open input can be in the tens of seconds, since only a few nA of input bias current are available to charge the input filter. The circuits in Figure 8 indicate the selection of either downscale or upscale response and can be used to provide shorter open-circuit response times. Either circuit will produce a bias current of approximately 20nA which can be used to aid or oppose the 3nA typically supplied by the module, as shown. The circuit of Figure 8A has the advantage of simplicity, but the highvalue resistor may not be readily available. Figure 8B shows how to solve the problem at the expense of complexity. The values shown may be modified to give an optimum trade of bias current for response time in a given application. A 2 to 5 second response is typical for the values shown.

If a downscale response is desired, a resistor divider circuit like Figure 8B may be desired to prevent a negative overscale. If a negative overscale condition occurs (typically -7V), the output will saturate on all channels.




Figure 8. High Speed or Reversed Open Input Detection Output Filtering

In most applications, no output filtering will be required since the effect of the small carrier-related noise spikes on the output (<ImV p-p, 100kHz B.W.) drops off rapidly as bandwidth decreases and in many cases will be negligible. In some applications (e.g., when driving a successive-approximation A to D) the effective system bandwidth may be large enough to pass the noise. To eliminate the carrier noise (without any effect on switching times), a simple R-C filter may be used at the output (Figure 9A). Only one filter is needed even when multiple modules are used, as shown in Figure 9B. If the load to be driven has an input resistance of less than $10M\Omega$, a buffer will be needed.




Figure 9. Output Filtering

CMR AND NMR PERFORMANCE

Common mode rejection is a result of both isolation and filtering and indicates ability to reject common mode inputs while amplifying differential signal inputs. CMR is dependent on source impedance imbalance, signal frequency and conditioner gain.

Normal mode rejection is also a function of the 2B54/2B55 gain. Figures 10 and 11 illustrate typical CMR and NMR performance. Note that any additional low pass filtering (e.g., an integrating A to D converter) at the output of the 2B54/2B55 will further improve both CMR and NMR performance.




Figure 10. Common Mode and Normal Mode Response – 2B54




Figure 11. Common Mode and Normal Mode Response – 2B55

APPLICATIONS

Thermocouple Temperature Measurement: Figure 12 shows a four-channel thermocouple input system with isolation, amplification, and multiplexing provided by the 2B54. Several different thermocouple types are used, and the gain-setting resistors on each channel have been chosen to take the standard ANSI range for each type to a 5V output span. Since

thermocouples must be compensated for the temperature of the reference junction which is formed where the thermocouple leads are terminated, the 2B56 Universal Cold Junction Compensator is used. The 2B56 monitors the temperature of the reference junction (terminal block) via an external sensor and corrects the signal at the output of the 2B54 for reference temperature. Compensation for several thermocouple types is selectable via digital control inputs. Thermocouple linearization, if needed, would be typically performed in system's software.




Figure 12. Four-Channel Thermocouple Temperature Measurement with Cold Junction Compensation

Process Signals Interface: In Figure 13, the 2B55 is used to provide floating inputs for four 4-20mA process signal loops. The use of floating inputs in this type of application gives protection from common-mode voltages and greatly simplifies system configuration, since additional loads in series with the loop can be connected on either side of the isolator input.

Each current input is converted into a 1 to 5 volt signal by a 250 Ω resistor. The 2B55 is operated at unity gain (no gain-setting resistors) so that a 1 to 5 volt signal appears at the output. Since no gain-setting resistors are used, gain adjustment, if required, is done by connecting trims directly across the input resistors. Other current ranges can be accommodated by changing the value of the input resistors.

When there are several loads on the loop, compliance voltage at the transmitter may be at a premium. In this case it will be advantageous to reduce the voltage swing at the isolator inputs by using smaller resistors (perhaps 25Ω) and scaling the output back to a 5V span by taking an appropriate gain in the isolator.




Figure 13. Isolated 4–20mA Loop Signals Interface




Low Cost, Modular Process Control Signal Conditioners

7B Series

FEATURES

- Accepts Process Control Input Signals: Thermocouples, RTDs, Current, Millivolt and Voltage Inputs
- Powered Current Input Provides Isolated +24 V for a Transmitter
- Analog Current Output Module
- Complete Signal Conditioning Function: 120 V RMS Field Wiring Protection, Filtering, Amplification, 1500 V RMS Transformer Based Isolation
- Operates From +14 V DC to +35 V DC Power
- Factory Calibrated Accuracy
- Mix and Match Modularity



GENERAL DESCRIPTION

The 7B Series of signal conditioners represents a new level of price versus performance for the process control industry. These modular, plug-in conditioners accept inputs from the most common process control transducers and signals and provide a high level isolated output voltage. Galvanic isolation of 1500 volts rms is achieved by transformer based circuitry. Both the signal path and the power supply are isolated enabling true channel-to-channel isolation.

The modules accept a nominal power supply input of +24 volts dc with a range of +14 volts to +35 volts. The small size of $1.7'' \times 2.1'' \times 0.60''$ allows large point count applications without taking up a lot of space. All specifications are valid over -40°C to $+85^{\circ}\text{C}$

Isolated input modules are available for J, K, T, E, R, S and B thermocouples; platinum RTDs; and current, voltage and millivolt signals. The isolated powered loop input module provides +24 volts for a transmitter and accepts a 4–20 mA current input. All input modules provide a high level 1–5 volt output signal, with additional output ranges available. An isolated current output module provides a 0–20 mA or 4–20 mA signal to the field for control applications. A compact sensor for cold junction compensation reduces the space required on the backplane.

A variety of backplanes are available to provide a complete solution for the end user or systems integrator. Each backplane contains screw terminals for the field wiring connections. A cold junction compensation thermistor is installed under the terminal blocks on each channel. Only the thermocouple input module receives this input signal. This flexibility allows any module type, input or output, to be used in any channel on the backplane. A 25-pin D style connector is used for system hookup. Provisions are made for redundant power connections as well as an LED to indicate power on. Nineteen-inch rack mount kits are available.

APPLICATIONS

The 7B Series of signal conditioners is designed to provide an easy and cost effective solution to interfacing to transducers in process monitoring and control systems. These modules can be designed into a system as a component or used with Analog Devices' backplanes to provide a higher level solution. The +24 volt power supply requirement and a simple pinout eases the integration of the 7B Series into a user designed backplane. Applications requiring monitoring and control of large numbers of analog signals are a perfect fit for the 7B Series.

Model	7B30/7B31	7B32	7B33	7B34	7B35	7B37
Input Ranges	DC mV/DC V	Current	dc V	RTD	Current	Thermocouples
Output Ranges	1-5 V, 0-10 V	1-5 V, 2-10 V	1-5 V, 2-10 V	*	1-5 V, 2-10 V	*
Accuracy ¹	±0.1% Span max	*	*	±0.13%-±0.25%	*	±0.10%
				Span max ²		Span max ²
Nonlinearity	±0.02% max	*	*	±0.05% Span	*	* Accepts 1
			South 43	Conformance	couples, RTDs,	a managementary or
Stability vs. Ambient Temperature			CHIE A	F1.E.1505165 - 7.3.105 149379	fernatu fennderen	PAST STATE TO
Span	±35 ppm/°C ±55 ppm/°C	±35 ppm/°C	±15 ppm/°C	±60 ppm/°C	±40 ppm/°C	±35 ppm/°C
Output Offset	±0.002% Span/°C	*	* 4 54	DAME SECTION	Finds means	\$aminend a
Input Offset	1 μV/°C	*	NA	*	NA Tetalmens	
CMV, Input to Output	1500 V RMS Continuous	*	*	* elubol	* hugioO mem	⇒ polenA .
CMR @ 50 or 60 Hz,			120 V RMS	ning Futertion:	Signal Conditio	* Complete
1 kΩ, Source Unbalance	160 dB/120 dB	105 dB min	105 dB min	160 dB min	105 dB	160 dB
NMR @ 60 Hz	60 dB	NA	NA	Sassed hand break	NA phanast 25	A V egar
NMR @ 50 Hz	56 dB	NA	NA	130 V 88 + b)	NA MANAGER	
Input Protection, Continuous	120 V AC Continuous	*	*	* 1	allbrated Accurr	
Voltage Output Protection	Continuous Short to Gnd	*****	* 1	* I	Asson Modulage	* Sugar within as
Input Transient Protection	Meets IEEE-STD472	A 200	*	**	*	*
Input Resistance	10 ΜΩ/100 kΩ	200 Ω	2 MΩ	NA	NA	10 MΩ
Bandwidth	3 Hz	100 Hz	100 Hz	3 Hz	100 Hz	3 Hz
Response Time, 0 to 90%	200 ms	10 ms	10 ms	500 ms	10 ms	200 ms
Minimum Output Voltage	-1.2 V ³ /-30 V ⁴		* also to	*	*	*
Maximum Output Voltage	+7.4 V ³ /+13.5 V ⁴	*	*	*	* MOITHERDS	SENERAL IN
Open Input Response	NA wa san asmalosisad to	Downscale	Downscale	Upscale	Downscale	Upscale
Open Input Detection Time	NA massag to man bee s	2 s max	2 s max	10 s max	2 s max	10 s max
Power Supply	+14 V to +35 V	vance emiss	*mos teom sri	mort sugni tas	+18 V to +30 V	* order - valuebon
Power Supply Sensitivity	±0.01% Span/V	p_nolioma	ovide a high.	o bee alsonie be	±0.025% Span/°C	*** **********************************
Power Consumption	25 mA	no shold	son saloy 002	lo moissioni oine	60 mA max	* betalasi lass
Size (H)(W)(D)	2.13"×1.705"×0.605", max	1 savisos		circuitry, Both ti	ansformer based	a mel hammirhan a
Environmental	of bases and as experted as	D* (i _btfvl				
Rated Temperature Range	-40°C to +85°C			enabling true *	apply are isolat*d	
Operating Temperature Range	-40°C to +85°C	L*A .onsig	*	*	*	hannel isolatis
Storage Temperature Range	-40°C to +85°C	Provisions	silev #\$+ 3u	wer supply input	o lanknoα a 1qac	The modules ac
Relative Humidity	0 to 90%, Noncondensing	*CHJ ns	T I De serie Un	we sell relace 25	* not ordinar bit to In	*

NOTES

Accuracy specification includes the combined effects of repeatability, hysteresis and linearity and does not include sensor or signal source error.

²Accuracy specification is dependent on input range, consult factory.

singular singularies of the absolutions and at the contract of the contract of

³1-5 V output.

40-10 V output. *Specifications same as 7B30.

Specifications subject to change without notice.

45+ of T. nondo Table I. Input Selection again had applied

Input Type / Span	Output	Mode
VOLTAGE satel lo lostros bas autotinom en-	leations requir	ge.A
mV DC: 0-10 mV, ±10 mV, ±100 mV, 0-100 mV		
V DC: 0-1 V, 0-5 V, 1-5 V	1-5 V, 0-10 V	7B30
V DC: 0-10 V, ±10 V, ±5 V	1-5 V, 0-10 V	7B31
V: 1–5 V	1-5 V	7B33
PROCESS CURRENT		
4–20 mA	1-5 V	7B32
4-20 mA, External 250 Ω Resistor	1-5 V	7B33
0-20 mA dc/4-20 mA dc,		
External 250 Ω Resistor	1-5 V, 0-10 V	7B31
4-20 mA Powered Loop Current	1-5 V	7B35
RTDs		
100 Ω Pt	1-5 V, 0-10 V	7B34
THERMOCOUPLES		
J, K, T, E, R, S, B	1-5 V, 0-10 V	7B37

PIN DESIGNATIONS

I/O & POWER COM	5
provides a 0-20 n TUOV	4
+24 VOLTS	3
INPUT LOW	2
INPUT HIGH	1
SENSOR	0

NOTE

Pin 0 is only used on the 7B34 the 7B34 RTD Input and the 7B37 Thermocouple Input Modules.


e Power Supply Range of +14 Volts to +35 Volts Single Threaded insert for Module Hold Down

Output Module (All specifications are at +25°C, +24 V power.)

		Single Threaded insert for Module Hold Down
Model	7B39	Accepts Thermistor for Cold Junction Compensation
Input Range Output Range Load Resistance Range Accuracy¹ Nonlinearity Stability vs. Ambient Temperature CMV, Input To Output Output Protection Output Transient Protection	1–5 V, 0–10 V 4–20 mA, 0–20 mA 0 to 850 Ω ±0.1% max ±0.02% max ±0.01%/°C 1500 V RMS Continuous 120 V RMS Continuous Meets IEEE-STD472 (SWC)	VSTEM DESIGN INFORMATION The Process was designed to be easily integrated into a process mirel system. The pins and the hold down screw fit into the me sochers at those used with solid-state relays. The therestor as those used with solid-state relays. The therestor recommended for gold junction compensation is commersally available. The pins are 0.022" in diameter and 0.216" tending from the bottom of the case. The millivoit, volt and tending from the bottom of the case. The millivoit, wolf and many modules have five as and the thermocouple and RTD modules have six pins.
Input Resistance Response Time 0 to 90% Output Range Minimum Output Current	10 MΩ 10 ms	in and me memocraphe and rept modules the safeth of the RTD module requires three field wiring a poersons, and two.
Maximum Output Current Bandwidth	and the second second	odules may be anounted in any position and Vermen be seed next to the screw terminals connecting to the College and Wiring. The temperature sensor is used only the the
Power Supply Sensitivity Power Consumption Size	±0.012%/V	ecouple modules; but if it is installed in each analyst tran- odules can be inserted in any channel depending to a limitary optication. The operation of the monthermocouple modules.
Environmental Range Range Operating Temperature Range		n affected by the remperature sensor. This sensor must be vesically close to the terminals where the themsocouple wire macets to copper. Because the low power dissipation of the 78
Storage Temperature Range Relative Humidity	-40°C to +85°C 0 to 90% Noncondensing	ries modules minimizes temperature gradients on the back- me, no special precuntions are needed to get accurate temper-

¹Accuracy specification includes the combined effects of repeatability, hysteresis and linearity. Does not include signal source error. Specifications subject to change without notice.

at langua lantures and on hetalubourgh and at 7B SERIES MODULE OUTLINE that and all all and are series of T. here are not to



SYSTEM DESIGN FEATURES

- Power Supply Range of +14 Volts to +35 Volts
- Single Threaded Insert for Module Hold Down
- Accepts Thermistor for Cold Junction Compensation

SYSTEM DESIGN INFORMATION


The 7B Series was designed to be easily integrated into a process control system. The pins and the hold down screw fit into the same sockets as those used with solid-state relays. The thermistor recommended for cold junction compensation is commercially available. The pins are 0.022" in diameter and 0.210" extending from the bottom of the case. The millivolt, volt and current input modules and the current output module have five pins and the thermocouple and RTD modules have six pins each. The RTD module requires three field wiring connections, all others need two.

BASIC DESIGN GUIDELINES

Modules may be mounted in any position and will normally be placed next to the screw terminals connecting to the associated field wiring. The temperature sensor is used only by the thermocouple modules; but if it is installed in each channel, then modules can be inserted in any channel depending upon the application. The operation of the non-thermocouple modules is not affected by the temperature sensor. This sensor must be physically close to the terminals where the thermocouple wire connects to copper. Because the low power dissipation of the 7B Series modules minimizes temperature gradients on the backplane, no special precautions are needed to get accurate temperature sensing.

Provisions must be made for a current sense resistor if there are current inputs and the 7B32 with the internal sense resistor is not being used. The screw terminals for the field wiring connections are large enough for a resistor to be connected directly on the terminals. Provisions can also be made to use the pluggable current sense resistor offered as an accessory.

The width of the modules permits installation on 0.625" centers where required, but consideration must be given in each application to the required distance between backplane conductors where large interchannel voltages exist or code requirements apply. The isolation specification may be downrated due to the module spacings.



MODULE DESCRIPTIONS

7B30 and 7B31: Isolated Millivolt and Voltage Input
The 7B30 and 7B31 accept millivolt and volt signals, respectively. They each provide an isolated +1 to +5 volt or 0 to +10 volt output signal. Both modules have standard ranges from ±10 mV up to ±10 V. The 7B31 can be used with a current sense resistor to provide a 0 to +10 volt output. These modules have a 3 Hz bandwidth.

Figure 1 shows a block diagram of the 7B30/7B31. The high and low input terminals are protected for up to 120 V rms. The high level signals of the 7B31 are attenuated and both modules have a one pole low pass filter on the input. A low drift amplifier provides the gain of the module. The signal is modulated and passed across a transformer supplying 1500 volts of isolation. The signal is then demodulated so the original signal is recovered. The two pole output filter and buffer ensure a clean low noise signal on the output. The power supply section of the module is also isolated allowing channel-to-channel isolation.




Figure 1. 7B30/7B31 Block Diagram




Figure 2. 7B32 Block Diagram

7B32: Isolated Current Input

The 7B32 accepts a 4–20 mA current input and provides a +1 to +5 volt output. The 7B32 incorporates an internal protected current conversion resistor allowing the process current to be directly connected to the module without compromising system integrity. The internal resistor allows the module calibration to include the current sense resistor. Downscale open input detection and a bandwidth of 100 Hz is featured.

Figure 2 is a functional block diagram of the 7B32. The module features input protection of 120 V rms in addition to a low pass filter on the input. The input current is converted to a voltage signal and then modulated to pass across the transformer barrier. The isolated signal is then demodulated and buffered and filtered to provide a clean output voltage proportional to the input current.

The 7B32 is available with a +1 to +5 volt output. If a current input module with a 0 to +10 volt output is desired, a standard 7B31 with a +1 to +5 volt input and a 250 Ω current conversion resistor can be used. In applications where an external current sense resistor is preferred, the 7B33 voltage input module and the current sense resistor can be used to allow a +1 to +5 volt output.

7B33: Isolated High Level Voltage Input


The 7B33 accepts a +1 to +5 volt input signal and provides a +1 to +5 volt output with a signal bandwidth of 100 Hz.


Figure 3 is a functional block diagram of the 7B33. The two input terminals are protected for the hookup of 120 V rms. A 2.2 MΩ resistor on the input provides downscale open input detection within 2 seconds of a break on the input. A low pass filter combined with a low drift amplifier insure a clean signal into the modulator stage. The signal is modulated and passed across the transformer to provide 1500 V rms common mode isolation. The signal is recovered by the demodulator and fed through a 2-pole filter and buffered to provide a clean, low impedance output signal.

The +24 volt power input to the 7B33 provides power for the output stage and is passed across a second transformer in order to provide isolated power for the input circuitry. This ensures channel-to-channel isolation of the modules.

The 7B33 is available with a +1 to +5 volt input and a +1 to +5 volt output, this module has no provisions for gain or attenuation. The 7B30 and 7B31 mV and V input modules should be used for different input or output ranges.

The 7B33 can be used with a 250 Ω resistor as a current input module. This external current sense resistor allows the current loop to be maintained if the module has to be removed.





but limits some dow 2 + or Figure 4. 7B34 Functional Block Diagram and market Am 05-4 a regress \$550 and

7B34: Isolated Linearized RTD Input

The 7B34 accepts inputs from $100~\Omega$ platinum RTDs and provides a linear voltage output. The 7B34 is available with a +1 to +5 volt or a 0 to +10 volt output range, all ranges feature a 3 Hz bandwidth. Three wire lead compensation is provided, and 2, 3 or 4 wire RTDs may be used. Upscale open input protection is provided on the signal leads.

Figure 4 is a functional block diagram of the 7B34. The 7B34 uses three pins for the RTD input, two for the sensor and a third for the excitation. All three input terminals are protected for up to 120 V rms. Low drift sensor excitation current of 0.25 mA is provided for platinum RTDs. A current source identical to the excitation current source is connected to the third lead of the RTD to cancel the effects of lead resistance. This current also flows through Rz, chosen to represent the RTD value of the zero output to voltage of the module. This signal is then amplified and modulated to be passed across the isolation barrier. The original signal is recovered in the demodulator stage. A two pole filter and a buffer ensure a clean low noise output voltage is provided.

The +24 volt power is also isolated by transformer coupling to provide channel-to-channel isolation and signal to power isolation. The 7B34 will accept power supply inputs from +14 volts to +35 volts.

7B35: Isolated Powered Current Loop Input

The 7B35 accepts a 4–20 mA current input and provides the loop power for a transmitter. This module features downscale open input detection and a bandwidth of 100 Hz. The module incorporates a protected 200 Ω current sense resistor eliminating the need for external resistors. A +1 to +5 volt output range is standard.

The functional block diagram is shown in Figure 5. The two input terminals are protected for 120 V rms. A one-pole input filter eliminates high frequency noise. A 200 Ω current conversion resistor converts the signal to a voltage to be amplified. The signal is then modulated and passed across the galvanic isolation of the transformer to provide 1500 volts of common mode isolation. The demodulator reclaims the original signal, which is filtered and buffered to give a clean, low noise output voltage.

The power supply for the module is also isolated and the module will accept power inputs from +18 volts to +30 volts.




Figure 5. 7B35 Functional Block Diagram

7B37: Isolated Thermocouple Input

The 7B37 accepts inputs from J, K, T, E, R, S and B type thermocouples and provides a nonlinearized +1 to +5 volt or 0 to +10 volt output. Upscale open thermocouple detection is featured within 10 seconds of a break in in the thermocouple wiring. This module is designed to accept cold junction compensation from a thermistor mounted on the backplane adjacent to the field wiring terminals. There are standard ranges available for each thermocouple type.

Figure 6 is a functional block diagram of the 7B37. In order to accommodate the CJC input, the 7B37 uses three input pins. Cold junction compensation circuitry corrects for the effects of connecting the thermocouple wires to the screw terminals on the backplane. Upscale open input detection is provided through the 22 nA current source. The input terminals are protected for the inadvertent connection of 120 V rms. A one-pole low pass filter on the input rejects high frequency noise. The input signal is offset to set the zero scale input value. A low drift amplifier provides a stable signal into the modulator; 1500 volt signal isolation is provided by transformer coupling. A demodulator on the output side recovers the original, which is buffered and filtered to provide a clean output signal.

AMP

POWER

OSC

DRIVER

PROT

7B39: Isolated Current Output

This module accepts a +1 to +5 volt or 0 to +10 volt input from the user's system and provides a galvanically isolated 4-20 mA or 0-20 mA current output to the field wiring capable of driving a 750 Ω load at +24 volt power. The bandwidth is 100 Hz.

The functional block diagram is shown in Figure 7. The module accepts its input signal from the user's system, typically a D/A. The signal is buffered and then modulated to be passed across the transformer isolation barrier. After the signal is demodulated, it is converted to an output current. The output current loop is floating. The output terminals are protected even if a 120 V rms signal is connected.

A single +24 volt power supply drives the module's power transformer and the clock oscillator. The power is isolated from the input signal.




Figure 7. 7B39 Functional Block Diagram

7B Series

BACKPLANE FUNCTIONAL DESCRIPTION

The 7B Series includes a variety of backplanes to address end user and evaluation needs. Backplanes are available in 16-, 8- and 4-channel sizes. The 16- and 8-channel backplanes can be mounted in a 19" by 3.5" panel space. The 4-channel backplane is ideal for evaluation purposes or small point count applications.

Each backplane channel has three screw terminals for field connections. The field connections accept transducer or signal inputs and provide excitation and current outputs when needed. A cold junction compensation sensor is mounted underneath the screw terminal block on each channel to accommodate thermocouple modules. Each I/O channel has six pin sockets to ensure interchangeability of the modules. A standard D type 25-pin connector is used for system interface on the 16-channel backplane. The connector provides 16 single ended input and/or output signals.

All 7B Series backplanes have three power supply connections. The modules can accept power supply levels from +14 to +35 volts. Two connections are used for a primary +24 volt power input and a backup power supply. A series diode is used to sense the power supply. If one supply fails, the other supply can take over. The diode also provides reverse power connection protection. The third power connection can be used for a +15 volt power supply since there is no diode drop in the line to affect the power supply level. A LED on each backplane indicates the power status.

BACKPLANE SPECIFICATIONS

E 31 1100/2	7BP16	7BP08	7BP04
Channels	16 hom sile model	8 ladus mesod	47 +2 + ofgma /
External Power Requirement	+14 V to +35 V	ac clock escalls	langis raqni ad
Cold Junction Sensor	On Each Channel	*	*
Size	3.5" × 17.4" (88.9×441.96 mm)	3.5" × 10" (88.9×254 mm)	3.5" × 6" (88.9×152.4 mm)






Figure 8. 7BP16 Block Diagram



Figure 9. System Connection Pinout (Bottom View)

ACCESSORIES

To facilitate system design with the 7B Series the following accessories are available:

Current Conversion Resistor. This encapsulated, precision 250 Ω resistor can be used with the 7B33 Isolated Voltage Input Module to convert a 4–20 mA current input to the 1–5 volt input for the module.

Rack Mount. A single piece metal chassis for mounting a 7B Series backplane in a 19" rack. Model number AC1363.


Cables. A 2 foot cable with a 25-pin D type connector and a 26-pin connector is available to connect the 7B Series backplane to systems compatible with the 3B and 5B Series families.

User's Manual. A complete manual is available to instruct the user on how to design and install systems using the 7B Series.

Automotive Components Contents

					Page
Selection Tree					11–2
Selection Guide					11–3
Orientation					11–4
AD22001 - 5-Channel Monolithic Comparator for	Lamp Monitoring	g			11–5
AD22002 - 9-Channel Monolithic Lamp Monitor	1.8.1	2.17.1	F.1		11–5
AD22030 - Monolithic, Dual Input Knock Senso	r Interface Circuit	8.1.5.1			11–6
AD22050 - Single Supply Sensor Interface Circui	t	3 l.E. l			11–6
AD22055 - Single Supply Bridge Transducer Am	plifier	2. 1. 2. 1			11–7
AD22100 - Monolithic Temperature Sensor with	Signal Conditionin	ng			11–7
AD22150 - Monolithic Hall Effect Sensor with Si					
AD22180 - Automotive Battery Monitor Circuit					11–8
AD22181 - Alternator Control Circuit				J.cv. J	11–9
ADXL02 - Monolithic ±2 g Accelerometer with	Signal Conditionin	ng		lead	11–9
ADXL50 - Monolithic Accelerometer with Signal					
				161	
			311	101	
			1011	101	
			151	20	
		(3)		1	

Selection Tree Automotive Components



Selection Guide Automotive Components

Model	Description	Package Options ¹	Temp Range ²	Page
*AD22001	5-Channel Monolithic Comparator for Lamp Monitoring	2 2	-40°C to +125°C	11-5
*AD22050	Single-Supply Sensor Interface Circuit	2 0	-40°C to +125°C	11-6
*AD22100	Monolithic Temperature Sensor with Signal Conditioning	2, 7, 11	-50°C to +150°C	11-7
*AD22150	Monolithic Hall Effect Sensor with Signal Conditioning	11	-40°C to +150°C	11-8
*AD22180	Battery Monitor Circuit	2, 11	-55°C to +125°C	11-8
*AD22181	Alternator Control Circuit	7	-55°C to +125°C	11-9
*ADXL50	Monolithic Accelerometer with Signal Conditioning (50 g Version)	1, 7	-55°C to +125°C	7-27; 11-10
*AD22002	9-Channel Lamp Monitor	2	-40°C to +125°C	11-5
*AD22030	Monolithic, Dual Input Knock Sensor Interface Circuit	5	-40°C to +85°C	11-6
*AD22055	Resistor Bridge Amplifier, Gain = 400	6	-40°C to +150°C	11-6
*ADXL02	Monolithic Accelerometer with Signal Conditioning (2 g Version)	1, 7	-55°C to +125°C	11-9
		2 4 5		

¹Package Options: 1 = Hermetic DIP, Ceramic or Metal; 2 = Plastic or Epoxy Sealed DIP; 3 = Cerdip; 4 = Ceramic Leadless Chip Carrier; 5 = Plastic Leadled Chip Carrier; 6 = Small Outline "SOIC" Package; 7 = Hermetic Metal Can; 8 = Hermetic Metal Can DIP; 9 = Ceramic Flatpack; 10 = Plastic Quad Flatpack, 11 = Single-in-Line "SIP" Package; 12 = Ceramic Leadled Chip Carrier; 13 = Nonhermetic Ceramic/Glass DIP; 14 = J-Leadled Ceramic Package; 15 = Ceramic Pin Grid Array; 16 = TO-92; 17 = Plastic Pin Grid Array.

²Temperature Ranges: C = Commercial, 0°C to +70°C; I = Industrial, -40°C to +85°C (Some older products -25°C to +85°C); M = Military, -55°C to +125°C.

Boldface Type: Product recommended for new design.

^{*}New product.

Orientation Automotive Components

Analog Devices provides advanced semiconductor-based solutions for automotive measurement applications to make high performance systems affordable to the end user.

This section contains solid-state sensors and sensor signal conditioners designed specifically for automotive applications. The solid-state sensors integrate one or more sensors with signal conditioning circuitry and a complete output interface onto a single monolithic IC. The ability of many products to work from typical automotive voltage supplies over wide temperature ranges, together with the benefits of advanced signal conditioning, make the products inherently user friendly.

The devices in this section represent several years of product development in a cooperative effort with major customers in the automotive industry. While ideally suited for automotive applications, many of the products are attractive for nonautomotive applications as well. All products are available as described and in modified versions for custom volume applications.

SOLID-STATE SENSOR PRODUCT CONCEPT

In order to achieve significant improvement in automotive sensors, Analog Devices utilizes its knowledge and expertise in process technology, signal conditioning circuitry, and laser trimmable on-chip thin-film resistors. This allows the sensor and signal conditioning circuitry to be brought onto one and the same IC resulting in the following benefits:

 Higher signal resolution is achieved by combining the sensor and signal conditioner to get a high level output (for example linear 0 V to 5 V) which can be transferred with high noise immunity to the microcontroller.

This is an improvement over traditional (often inactive operating) sensors which transfer low level outputs (for example 100 mV) across long transfer lines between the sensor and microcontroller with significant loss of resolution.

- Increased accuracy and linearity are attained by using on-chip smart compensation circuitry, linear signal processing and laser trimmable on-chip thin-film resistors to compensate for all major sensor errors and unwanted drifts over temperature and time.
- Standard signal interfaces include voltage (for example 0 V to 5 V), current, or digital signal outputs. This increases the possibility of sharing the solid-state sensor with more than one controller unit.

AUTOMOTIVE POWER SUPPLY CONSIDERATIONS

Many of Analog Devices' solid-state sensors are designed to operate directly from the car battery, and thus withstand the inherent harsh conditions present from an unregulated and unprotected power supply. Other members of the sensor family are designed to use the existing +5 V regulated power supply from the microcontroller PC board.

The car battery voltage, nominally +12 V, is a dc voltage which varies between +8.5 V and +14.6 V during normal operating conditions. However, in some cases, the battery voltage can drop far below +8.5 V (for example, during engine start in winter) or can go above +14.6 V (for example, when the alternator charge controller fails). Many systems must remain operative even under these harsh conditions, and all systems should remain undamaged.

Other circuit protections which Analog Devices considers when designing automotive components are:

- reversed power supply (incorrectly installed battery)
- double battery voltage (jump start)
- voltage transients in the range of $\pm 60 \text{ V}$ to beyond $\pm 100 \text{ V}$
- load dump
- EMI (electromagnetic interference)

OPERATING TEMPERATURE RANGE

Automotive sensors must operate over a wide temperature range. Typical requirement include:

Passenger Compartment -40°C to +85°C The minimum temperature rises above 0°C almost immediately after the car has been started.

Engine Compartment —40°C to +125°C Temperatures may exceed 150°C or even 180°C depending on ventilation.

Trunk and Chassis

-40°C to +110°C

Brake Systems

-40°C to +180°C

-40°C to +180°C

depending on location
and ventilation.

All of the devices in this section meet the temperature range of -40° C to $+125^{\circ}$ C. Many of the products extend to $+150^{\circ}$ C, and Analog Devices is continuing developments to increase the temperature range to $+180^{\circ}$ C and beyond.

FUTURE DEVELOPMENTS

Analog Devices is continuing to develop new solid-state sensors and signal conditioning circuits, both general purpose and application specific (ASIC) to be used in applications such as: Local Area network, single point torque sensing, contactless angle positioning sensing and multiaxis motion detection. We will continue to seek direction from key automotive system designers to develop and produce products that will enhance the next generation of automobiles.

AD22001* - 5-Channel Monolithic Comparator for Lamp Monitoring

FEATURES

Continuous Status Checks of Five Bulbs
Lamp Status Check In "On" and "Off" State
Status Checks of Two In-Line Fuses
Very Low Voltage Drop at Sensor Shunt Resistor
(Comparator Threshold 1.75 mV at 22°C)
Temperature and Supply Voltage Compensated
Powered Directly from Car Battery: Protection Included
for Transient, Reverse Supply, Load Dump
Operating Temperature Range: -40°C to +125°C
15 V CMOS Compatible Digital Output Signals
Voltage Limited Power Supply Output for 15 V CMOS
Logic ICs


The AD22001 is a monolithic, five channel comparator circuit for monitoring the functionality of lamps in automotive applications.

The IC tests the series circuit leading to the lamp to determine if the circuit is intact and a functional lamp is in the socket. The AD22001 continuously checks the functionality of up to five

Patents pending.

bulbs in either their "on" or "off" state, and also tests for the presence of an in-line fuse in two of the series circuits.

Digital outputs indicate the status of each channel. Additionally, the AD22001 provides a voltage limited power supply output to supply 15 V CMOS circuits that may interface to the AD22001.



Typical Application Circuit for a Single Channel Lamp

AD22002* – 9-Channel Monolithic Comparator for Lamp Monitoring

FEATURES

Continuous Status Checks of Nine Bulbs Status Checks of Five In-Line Fuses Very Low Voltage Drop at Sensor Shunt Resistor (Comparator Threshold 5 mV at 22°C) Includes "Memory" Function for Brake Light Applications


Current-Limited Warning-Lamp Driver
Under- and Overvoltage Shut-Down Protection
User Configuable Error-Allowable and Interruption
Times

Threshold Voltage Power Supply Compensated
Powered Directly from Car Battery: Protection Included
for Transients, Reverse Supply, Load Dump
Operating Temperature Range: -40°C to +125°C

The AD22002 is a monolithic, nine channel comparator circuit for monitoring the functionality of lamps in automotive applications.

Each comparator tests whether the circuit to the lamp is complete and intact, and determines the functionality of the bulb in the socket. The status of five in-line fuses is also checked.

Faults can be tolerated for a user-definable time before the output is brought low to drive a warning light.



Typical Application Circuit for One Channel of Lamp Monitoring

Patents pending. The transport of the tr

AD22030 – Monolithic, Dual Input Knock-Sensor Interface Circuit

FEATURES

Combines Channel Selection, Gain Control, Filtering, Rectifying, Integrating and Buffering Functions on One Chip

Gain Is Programmable to 1, 2, 4, 8 and 16
User Definable Filter Bandwidth and Center Frequency
Filter Tunable to Different Frequencies for Channels 1
and 2


Rectifier and Output Reset Between Cylinder Firings Accepts Knock-Sensor Signals Directly Output Is Compatible with A-to-D Converter Inputs Operating Temperature Range Is -40°C to +85°C Operates from +10 V, +5 V and Common

The AD22030 is a monolithic, dual channel interface circuit for automotive engine knock sensors.

It has inputs for the signals from two sensors, and commutates between them. These are amplified in turn by a PGA, and then bandpass filtered, rectified and averaged to extract the information of interest. This signal is then buffered by a sample-andhold function, the result being a direct indication of the knock intensity.

No external active devices are required to derive this signal, while the center frequency and bandwidth of the filter are both user-definable by passive components.

The AD22030 can easily be used to process the signal from a single knock sensor.



Functional Block Diagram

AD22050* – Single-Supply Sensor Interface Circuit

FEATURES


Gain of $\times 20$ Alterable from $\times 1$ to $\times 160$ Input CMR from Ground to $6\times (V_S-1\ V)$ Output Span 10 mV to $(V_S-0.2)\ V$ 1-, 2-, 3-Pole Low-Pass Filtering Capabilities Accurate Midscale Offset Capability Differential Input Resistance $400\ k\Omega$ Drives $1\ k\Omega$ Load to $+4\ V$ Using $V_S=+5\ V$ Transient Spike Protection & RFI Filters Included Operating Temperate Range -40°C to $+125^{\circ}\text{C}$

APPLICATIONS
Current Sensing
Motor Control
Interface for Pressure Transducers,
Position Indicators, Strain Gages,
and Other Low Level Signal Sources

The AD22050 is a single supply difference amplifier for amplifying and low-pass filtering small differential voltages (typically 200 mV FS at a gain of 20) from sources having a large common-mode voltage.

While the circuit is optimized for +5 V, supply voltages between +3.0 V and +36 V can be used. The input common-mode range extends from ground to over +24 V using a +5 V supply with excellent rejection of this common-mode voltage. This is achieved by the use of a special resistive attenuator at the input, laser trimmed to a very high differential balance at both dc and high frequencies.

Provisions are included for optional low-pass filtering and gain adjustments. An accurate mid-scale offset feature allows bipolar signals to be amplified.



Typical Application Circuit for a Current Sensor Interface

*Patents pending.

AD22055* – Single-Supply Bridge Transducer Amplifier

FEATURES


Gain of 400. Alterable from 40 to 1000 Output Span: 20 mV to $(V_S-0.25)$ V One Pole Low-Pass Filtering Available Offset Capability Differential Input Resistance: 230 k Ω Drives 1 k Ω Load to +4 V Using $V_S=+5$ V Supply Voltage: +3 V to +36 V Transient Spike Protection & RFI Filters Included Peak Input Voltage (40 ms): 60 V Reversed Supply Protection: -34 V Operating Temperate Range: -40°C to +150°C

The AD22055 accepts a differential signal from a bridge transducer whose common-mode signal can be anywhere between the power supplies.

There is an offset pin available which allows the user to shift the zero output point from less than 20 mV to $V_{\rm S}/2$. This is helpful when compensating bridge offsets.

The extended temperature range allows for local signal conditioning for oil and hydraulic pressure sensors as well as other automotive sensors.

The use of an external gain resistor allows the user to compensate transducer gain error and temperature drift.



Typical Application Circuit for a Pressure Sensor Interface

*Patents pending.


AD22100* - Monolithic Temperature Sensor with Signal Conditioning

FEATURES 200°C Temperature Span Accuracy Better Than 2% of Full Scale Linearity Better Than ±2°C Ratiometric Output Voltage – Output Proportional to Temperature × Supply Voltage Reverse Voltage Protection Low Quiescent Current – Minimal Self-Heating High Level, Low Impedance Output 22.5 mV/°C from +5.000 V Supply Wide Power Supply Range

The AD22100 is a monolithic temperature sensor with on-chip signal conditioning. It covers the range -50° C to $+150^{\circ}$ C making it ideal for use in a wide range of automotive applications, including both liquid and air temperature measurement.

The signal conditioning obviates the need for any trimming, buffering or linearization circuitry, greatly simplifying the overall system design and reducing the overall system cost. The output voltage, which is proportional to the temperature times the supply voltage, ranges from 0.25 V at -50°C to 4.75 V at +150°C from a +5 V supply.

The output voltage can be input directly to an analog-to-digital converter, which can use the AD22100 supply voltage as its reference.



Typical Application Circuit for a Temperature Sensor

Patents pending.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice.

Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

Ш

AD22150* - Monolithic Hall Effect Sensor with Signal Conditioning

FEATURES


Sensitive to Small Changes in Field: Operate and Release Points at -12 G and +12 G Respectively Switch Points Moved in Presence of Large Dynamic Fields (±200 G)
Open Collector Output
Open and Release Points
Stable Over -40°C to +150°C Temperature Range Hysteresis Built Into the Output
Maximum Frequency 50 kHz
Minimum Frequency User Selectable with One External Capacitor

The AD22150 is a monolithic Hall effect sensor complete with signal conditioning circuitry, which is sensitive to changes in magnetic field provided, for example, by teeth on a moving ferrous wheel.


When used in a biasing magnetic field, the ac coupling rejects the steady state field to provide precisely controlled switch points, while hysteresis of the output ensures bounce free transitions between states.

*Patents pending.

The AD22150 is stable over a wide temperature range and has a broad frequency response. Its tolerance of assembly inaccuracies and its immunity to surface roughness combine to give a part ideal for use in diverse applications.



Typical Application Circuit



AD22150 Basic Connection Diagram

AD22180* - Automotive Battery Monitor Circuit

FEATURES

Measures Automotive Battery Temperature & Voltage Built-In Battery Charging Characteristic

Provides a Signal to Maximize the Battery Charging Without Exceeding the Battery Gassing Voltage at Any Given Temperature

Signals "Charge Battery" for Battery Voltage Below the Battery Voltage Characteristics of the Figure: 13.35 V @ 40°C +35 mV/°C for Temperatures Below 40°C and −11 mV/°C Above 40°C


TTL Compatible Open Collector Output
Output Short Circuit Protected
No External Components Required
Powered Directly by Automobile Battery with
Transient and Reverse Voltage Protection
Operating Temperature Range -55°C to +125°C

The AD22180 is a three-terminal, monolithic monitor circuit for 12 V, lead based, automotive batteries.


The basic function of this IC is to measure the battery voltage and temperature. The measured voltage and temperature will then be compared with the internal battery charging curve. This IC should be mounted in thermal contact with the battery case.

The digital open collector output indicates when the battery can be further charged without damaging or reducing its lifetime (digital state: high), and when to stop charging (digital state: low).

The digital output of the AD22180 can be directly connected to the Alternator Controller Circuit AD22181.



Typical Application Circuit



Temperature-Voltage Characteristics

*Protected by U.S. Patent Re30,586; others pending.

FEATURES


Directly Controls Alternator Excitation
Temperature Invariant Charging Voltage Limiter
Over-Temperature Protective Shutdown
Remote Sensed Headlamp Voltage Charging Limit
Interface for Battery Temperature – Voltage Charge
Control Using AD22180
Fail-Safe Operation

Fail-Safe Operation
Acceleration Cut-Off Mode


The AD22181 is a 4-pin hybrid device to control an automobile alternator. The AD22181 and AD22180 work together to provide a complete charging control system designed to maximize battery charge without damaging the battery, alternator, head-lamps, or electrical system, due to overvoltage or extreme temperature.

The AD22181 contains sensors, control circuitry, and a power transistor to control the excitation to the alternator based on the following input parameters: AD22180 output (car battery voltage and temperature control), alternator temperature (to avoid extreme temperatures), headlamp voltage (to avoid overvoltage to headlamps when they are in "on" condition), and alternator voltage (fail-safe mechanism to avoid overvoltage to the electrical system in case the signal from the AD22180 is lost).

*Protected by U.S. Patent Re30,586; others pending.



Typical Application Circuit



a) FIXED UPPER LIMIT FOR BATTERY VOLTAGE b) FIXED CHARGING LIMIT

HEADLAMP VOLTAGE

c) OVER-TEMPERATURE SHUT-DOWN d) BATTERY VOLTAGE vs. TEMPERATURE CHARGING LIMIT FROM AD22180

Temperature-Voltage Characteristics

ADXLO2* – Monolithic ±2 g Accelerometer with Signal Conditioning

FEATURES

Full-Scale Measurement Range: ±2 g Self-Test on Digital Command Single Supply Operation: ±5 V to +24 V Output Range: 0.25 V to 4.75 V Accuracy of Span: 8% over -55°C to +125°C Programmable Bandwidth: DC up to 1 kHz

Linearity: 1% of Full Scale

APPLICATIONS

Anti-Lock Braking Systems
Traction Control Systems
Smart Suspension Systems
Vibration Analysis and Cancellation
Disk Drive
Inertial Guidance
Tilt Sensing
Motion Detection

The ADXL02 is a monolithic accelerometer which combines a polysilicon micromachined sensor with signal conditioning and signal processing circuitry. It is capable of measuring both positive and negative acceleration in the ± 2 g range, offering a bandwidth of dc up to 1 kHz.

The ADXL02 uses a capacitive measurement scheme. The analog output is directly proportional to acceleration, and is fully scaled, referenced and temperature compensated resulting in high accuracy and linearity over the automotive temperature range.

A digital commandable self-test allows the sensor beam to be electrostatically deflected at any time, producing an output voltage which corresponds to the -2 g output of a healthy sensor beam.

11

*Patents pending.

ADXL50* - Monolithic Accelerometer with Signal Conditioning

FEATURES

Full-Scale Measurement Range: ±50 g

Self-Test on Digital Command

Single Supply Operation: +5 V to +24 V

Output Range: 0.25 V to 4.75 V

Accuracy of Span: 8% over -55°C to +125°C Uncommitted Output Amplifier for Custom Scaling

and Zero-g Level Adjustment

Programmable Bandwidth: DC up to 1 kHz Additional Filtering: 2-Pole with External Passive

Components

High Shock Survival: <2000 g Unpowered

APPLICATIONS

Crash Detection for Airbag Deployment and Seatbelt Retraction

Vibration Analysis and Cancellation

Measurement, Characterization and Instrumentation, e.g., Crash Dummies


The ADXL50 is a monolithic accelerometer which combines a polysilicon micromachined sensor with signal conditioning and signal processing circuitry. It is capable of measuring both posi-

*Patents pending.

tive and negative acceleration in the ± 50 g range, offering a bandwidth of dc up to 1 kHz.

The ADXL50 uses a capacitive measurement scheme. The analog output is directly proportional to acceleration, and is fully scaled, referenced and temperature compensated resulting in high accuracy and linearity over the automotive temperature range.

A digitally commandable self-test allows the sensor beam to be electrostatically deflected at any time, producing an output voltage which corresponds to the -50 g output of a healthy sensor beam.



Functional Block Diagram

Digital Signal Processing Components

For more than twenty-five years, Analog Devices has provided high-performance solutions to signal processing problems. This extensive interaction with designers of leading-edge signal processing systems forms the basis for continued development of new signal processing products. Today, Analog Devices offers a wide range of programmable DSP processors based on an architecture that is optimized for signal processing. Processors range from a very low cost fixed-point microcomputer, to the highest performance IEEE-compatible floating-point microprocessor.

Together with our signal processing customers, Analog Devices has created the industry's first family of Mixed-Signal Processors (MSProcessors™) and Mixed-Signal Peripherals (MSPeripherals™). Mixed-Signal Processors combine a programmable DSP architecture for signal processing with Analog Devices' precision signal acquisition circuitry to provide compact, low cost, high performance, single-chip solutions. Analog Devices is committed to the continuing integration of high-performance signal acquisition systems with optimized DSP processors.

Future MSProcessors will extend the performance of both the signal acquisition system and the DSP engine to address emerging applications requirements. What applications can you imagine with MSProcessors?

OPTIMIZED DSP ARCHITECTURE

Architectures optimized for DSP must meet the five following requirements:

Fast, Flexible Arithmetic

- Arithmetic units arranged in parallel for Fixed- and Floating-Point families
- Single-cycle register context switch for Fixed- and Floating-Point families
- Separate input and output registers for Fixed-Point family
- General purpose register file for Floating-Point family

Extended Dynamic Range of Multiply/Accumulate

- 40-Bit accumulator for Fixed-Point family
- 80-Bit accumulator for Floating-Point family

Single-Cycle Access of Dual Operands

- Provides single-cycle, 3-bus performance:
 - next instruction fetch
 - -2 data operands

Hardware Circular Buffer

- Maintains 8 simultaneous circular buffers for Fixed-Point family
- Maintains 16 simultaneous circular buffers for Floating-Point family

Zero-Overhead Looping and Single-Cycle Conditional Branching

- Single-cycle conditional arithmetic instruction for Fixed- and Floating-Point families
- Stack supports 4 levels of nested loops for Fixed-Point family
- Stack supports 16 levels of nested loops for Floating-Point family

Analog Devices extends the optimized DSP architecture to include features such as:

- Auto data buffering
- · Auto boot from external byte-wide EPROM
- Auto companding of data through serial port

DSP DEVELOPMENT SUPPORT

All processors are supported with a comprehensive set of development tools including:

- ANSI C-Compiler
- Linker
- System Builder
- Low Cost EZ-TOOLS
- Assembler
- Simulator
- Demonstration Board
- In-Circuit Emulators

Applications assistance is provided by:

- Expert DSP Staff
- Applications Handbooks
- Applications Assistance Line
- Computer Bulletin Board
- DSPatch Applications
- Newsletter
- Applications Library
- 3-Day Programming Workshop

For more information on our DSP products, contact your local Analog Devices sales office or authorized distributor. For marketing information, contact DSP marketing (617) 461-3881. For applications assistance, contact DSP applications (617) 461-3672.

12

Selection Guide DSP Processor Key Feature Summary

Model	Inst Cycle Time ns	Off-Chip Harvard Arch	Internal Program Memory RAM	Internal Data Memory RAM	Internal Program Cache Word	Program Memory Boot		8/16-Bit Host Interface Port	Program Timer	On-Chip A/D and D/A	Ext Interrupts	Low Power Modes	Pin Count	Package Options ¹
16-Bit Fixed-Point														
ADSP-2100A	80	\	-	Deb or sur	16 × 24	THE .	ton let	-	4 AFF	plate-o	4 4 8	t orleas	100	PGA, PQFP CQFP
ADSP-2101	60	_	2K × 24	1K × 16	-	15 6	2	_	V 8 M	-5.5	3	1	68	PGA, PLCC
ADSP-2102	60	_	$2K \times 24^2$	1K × 16	-		2	5-	235	-5 B w	3	1	68	PGA, PLCC
ADSP-2105	100	_	1K × 24	$0.5K \times 16$	1	LEEF.	1	- 1	733	- B D B	3	1 5	68	PLCC
ADSP-2106	100	_	$1K \times 24^2$	$0.5K \times 16$	1		1		1 1 5	4 1 1	3	1	68	PLCC
ADSP-2111	60		2K × 24	1K × 16	= 1	E 8 3	2	4 9	1	-1 0 0	3	1	100	PGA, PQFP
ADSP-2112	60		$2K \times 24^2$	1K × 16	8 1	VE E E	2	OF F	7 8 6	2 2 5	3	1	100	PGA, PQFP
ADSP-21msp50	77		2K × 24	1K × 16	-	LEE.	2	A FE	1 3 2	VE E E	3	2	132/144	PQFP/PGA
ADSP-21msp51	77	_	$\begin{array}{l} 2K\times 24^2~\&\\ 2K\times 24~ROM \end{array}$	1K × 16	-	1000	2	a/a e e	758	√= = s	3	2	132/144	PQFP/PGA
32/40-Bit Floating-Poin	t													
ADSP-21010	80	1	_	_	32 × 48	-1	45	- 11	1	-8-6	4	1	304	PQFP
ADSP-21020	40	1	-11	-	32 × 48		-	- 5 5	¥ 8	喜思思	4	1	223	PGA

NOTES

Package Options: CQFP = Ceramic Quad Flat Pack; PGA = Ceramic Pin Grid Array; PLCC = Plastic Leaded Chip Carrier; PQFP = Plastic Quad Flat Pack; PPGA = Plastic Pin Grid Array. 2RAM/ROM.

Mixed-Signal Application Specific Integrated Circuits

Analog Devices offers a full spectrum of signal conditioning and conversion capabilities in mixed-signal application specific integrated circuits (ASICs). These chip-level systems can implement combined analog/digital designs with 10- to 14-bit accuracy and 12- to 20-bit resolution that formerly required board-level solutions. Combined with our general purpose DSPs from the ADSP-2100 and ADSP-21000 families, our ASICs can provide custom two-chip solutions to meet complex system requirements.

Analog Devices can incorporate most of the functions of its standard monolithic linear and converter parts in full-custom and semicustom ICs. Full-custom parts optimize performance and space requirements, while cell-based semicustom parts reduce development time and engineering expense. Development costs can be cut further by tailoring a predefined system-on-a-chip known as a Linear System Macro to your application.

Analog's experienced design engineers work with powerful computer-aided design tools to design and lay out your circuit. Design centers are currently in Massachusetts, Japan and Ireland.


Multiple locations for fabrication, assembly and testing ensure a ready supply of production parts. Products are processed in our MIL-38510 certified facilities.

DESIGN EXAMPLES

Analog Devices has created a variety of customer-specific and function-specific ASICs for data acquisition and signal processing. Two examples of cell-based designs are the following application specific standard products (ASSPs).


AD75004 Quad DAC

This circuit contains four separate 12-bit D/A converters with amplifiers for voltage output and an on-board reference. Double-buffering latches interface with an 8-bit parallel bus and permit updating of all four channels individually or simultaneously. Outputs swing ± 5 V, drive ± 5 mA, and settle within 4 μs .



AD75068 Octal Programmable Gain Amplifier

The AD75068 contains eight programmable gain amplifiers (PGAs). Each is complete, including switch/resistor network and gain programming latch, and requires no external components. Each channel may be independently programmed for gains from 1 to 128. A unique circuit design maintains constant 2 MHz bandwidth at all gains and offers very low phase shift; the PGAs also feature low input bias current (<4 pA).



Derivative Circuits

The circuits outlined above can be modified to suit a specific customer's application. For example, the AD75004 quad DAC could be expanded to 6 channels, each of which may have separate reference inputs. The AD75068 could be configured to include filtering. These modifications, when based on standard library cells, can provide the fastest, most cost effective semicustom solution.

Analog/Digital BiCMOS Processes

Analog Devices fabricates ASICs and USICs in four bipolar-CMOS processes, which are also used for volume production of standard ICs. All of these processes are optimized for analog and mixed-signal circuits and handle wide dynamic ranges. They combine bipolar and CMOS transistors with accurate resistors on one chip.

The bipolar transistors provide precision, low noise, low offset input stages and moderate-power output stages. The CMOS devices make low power logic; switches for analog multiplexers, data converters, and switched-capacitor filters; and high impedance input stages and current sources for linear circuitry. The thin-film resistors are very stable over time and temperature, and may be laser-trimmed for tight tolerance on relative matching and absolute values.

Mixed-Signal Application Specific Integrated Circuits

The BiMOS II Process and add and any of the BiMOS II Process

BiMOS II has the most comprehensive cell library of Analog's BiCMOS processes; highlights of the library are listed below. With supply voltages up to 24 V and its very low noise, it can handle signals with a dynamic range of over 20 bits.

BiMOS II features high quality NPN transistors that have very low noise, tight matching, and high Early voltage. These characteristics make possible high performance amplifiers and comparators with low offset input stages and excellent linearity, as well as stable bandgap references.

The 3-μ CMOS builds logic as well as analog switches and high impedance input stages and current sources. The excep-

tionally stable thin-film resistors are used in precision data converters, programmable-gain amplifiers, and other linear circuits.

BiMOS II uses two levels of metal interconnect as well as selfaligned polysilicon to reduce chip area and layout time. It is fabricated on epitaxial wafers that minimize crosstalk, leakage, and ESD susceptibility.

The BiMOS II process can operate with supplies up to 24 V; the cell library is designed to run on ± 12 V supplies. Most BiMOS II cells are designed to accommodate ± 5 V signals, although some cells can handle ± 8 V or ± 10 V swings.

BiMOS II Cell Library

The following table lists key examples of analog and converter cells in the BiMOS II library. Logic cells include gates, counters, registers, microsequencer, PLA, RAM and ROM.

Interface cells include 8-bit and 16-bit parallel I/O ports as well as synchronous serial ports and UARTs.

Analog-to-Digital Converter

ADC1210	12-bit resolution,	15 μ	s conversion time.	, ±5 V	input range,	SAR type
---------	--------------------	------	--------------------	--------	--------------	----------

Amplifiers

Ampiniers	
AMPBH10	Bipolar input op amp; gain > 120 dB, BW > 1.6 MHz, offset < 0.5 mV
AMPBH20	Bipolar input op amp; uncompensated, bandwidth > 2.75 MHz at gain ≥ 4
AMPBH30	Bipolar input instrument amplifier; CMRR ≥ 75 dB, nonlinearity < 20 ppm
AMPBH40	Bipolar input op amp; $I_B < 1$ nA, gain > 120 dB, offset < 0.5 mV
AMPMH10	MOS input op amp; I _B < 50 pA, gain > 120 dB, bandwidth > 1.6 MHz

Comparator CMPBH10

CMPBH10	Bipolar input	comparator;	clocked:	prop delay	<	130 ns at	1 mV	overdrive
---------	---------------	-------------	----------	------------	---	-----------	------	-----------

Digital-to-Analog Converters

DAC0810	8-bit res., settling time < 70 ns, 0–248 μ A output, INL & DNL < 0.25 LSB
DAC1210	12-bit res., settling time < 100 ns, 0-1 mA output, INL & DNL < 1 LSB
DAC1220	12-bit res., settling time < 25 ns, 4-quad multiplying, INL & DNL < 1 LSB
DAC1410	14-bit resolution, settling time < 120 ns, 0-2 mA output, DNL < 1 LSB

Analog Multiplexers

MUX1B10D	2-channel mux; $R_{ON} < 3 \text{ k}\Omega$, turn-on time < 30 ns, charge injection $\approx 0.1 \text{ pC}$
MUX1B30	Analog switch; $R_{ON} < 100 \Omega$, turn-on time < 30 ns, charge injection $\approx 1 \text{ pC}$

Voltage References

REF5V30	5 V reference; TC < 25 ppm/°C, I _{load} <4 mA, w/force and sense lines
REF10V10	10 V reference; TC $<$ 25 ppm/°C, I_{load} $<$ 4 mA, w/force and sense lines

Sample-and-Hold Amplifier

SHATF10	For 12-bit use	: acquisition tir	me < 3 u.s	slew rate ≈ 6	V/us. droo	$p \approx 2.5 \text{ mV/ms}$

Temperature Sensor

TMD10	10 \$7/TZ /2 00 \$7 -+ 2	7000
TMP10 Out	outs 10 mV/K (3.00 V at 2	/

ANALOG DEVICES HIGH PERFORMANCE BICMOS PROCESSES FOR ASICS

Process	Supply Voltage	Gate Length	f_T	Gate Capacity	Features A 1970 and 1990
BiMOS II	24 V	3 μ	300 MHz	2,000	Large Cell Library
ABCMOS	12 V	2 μ	2 GHz	10,000	Highest Speed, Density
LC2MOS-2	12 V	2 μ	1 GHz	5,000	JFET, Buried Zener
LC2MOS-5	30 V	d sob 5 µ mor	1 GHz	1,000	JFET, Buried Zener

Other Processes

While BiMOS II is used for most cell-based USICs, Analog Devices fabricates USICs in three other processes which may be used in applications that require higher speed, lower noise, or higher supply voltage. ABCMOS (Advanced Analog BiCMOS) is our newest, fastest, and densest BiCMOS process. It features 2 GHz NPN devices and fine-geometry CMOS and runs on ± 5 V supplies, with ± 3 V signal swings. LC²MOS (Linear-Compatible CMOS) has two variants: one runs on ± 5 V supplies, with ± 3 V signal swings; the other runs on ± 15 V, with ± 10 V swings. LC²MOS also includes JFETs for very low input noise at high input impedance, and buried Zener diodes with better noise and drift than many bandgap references.

The table above compares our BiCMOS USIC processes and highlights the key features of each. Analog Devices will review your application and recommend the appropriate bipolar process for your needs.

COMPUTER-AIDED DESIGN TOOLS

Designing a high performance mixed-signal IC is inherently more difficult than designing a gate array. The variety of analog and digital functions requires a cell-based approach. However, the use of powerful tools gives high confidence of functionality at first silicon through thorough simulation and layout verification. Complete computer-generated documentation of all schematics and analog and logic simulation waveforms permits thorough evaluation of Analog's design by your design staff before signoff for final layout and fabrication.


The overall work flow through the CAD environment follows. Key to meeting the special challenges of mixed analog/digital circuitry are the simulation and auto-layout tools, and the unification of design and layout information in a single database. Analog Devices has developed a suite of proprietary computeraided design tools, called JANUS $^{\mbox{\tiny TM}}$, to address these issues and to implement turn-key designs.

The JANUS schematic editor offers numerous time-saving techniques and provides for specification of such data as wire widths, routing layers and routing priorities. It automatically generates a net list used by subsequent tools.

Analog uses several simulators, including electrical, logic and behavioral types. ADICE, a proprietary enhanced version of the SPICE electrical simulator, gives precision simulation of critical analog sections. It uses Newton-Raphson methods to iteratively solve nonlinear time-dependent simultaneous differential equations. It is efficient for circuits up to about 250 active devices and is used for the frequency domain or transient analysis of analog cells such as op amps, or sensitive digital cells such as dynamic RAM.

JANUS is a trademark of Analog Devices, Inc.

COMPUTER-AIDED DESIGN FLOW



Event-driven simulators handle larger circuits, with thousands of devices, and are typically used to simulate logic. The JANUS mixed-signal simulator combines an event-driven simulator with Newton-Raphson methods. It dynamically partitions the circuit to apply the faster event-driven techniques where possible, and the matrix methods where necessary. It also dynamically sizes the matrix and time steps to speed simulation further. The simulator can operate at the transistor level or use behavioral models, or both at the same time, allowing trade-offs between accuracy and speed.

For layout, the challenge is to increase automation while accommodating the layout sensitivity of analog circuitry. Device generators exist for the full range of active and passive devices available in the technology to automatically create a physical representation of the circuit schematic. This layout may be optimized through conventional interactive polygon-pushing.

The JANUS routing editor is driven by the connectivity of the schematics, but allows great freedom to manually control the routing of critical analog signal paths or power/ground lines while autorouting noncritical nets and spacing the layout to achieve automatic enforcement of layout rules. The JANUS routing editor uses up to three interconnect levels, and will automatically expand and compact placement as necessary to achieve 100% routing.

Finally, industry-standard layout verification tools assure conformance of the layout to both the schematic and design rules to give high confidence of functionality in first silicon. The CAD tool suite communicates via industry-standard stream formats to external databases and pattern generators.

TEST AND TRIM

Analog Devices has over 20 years of experience in testing complex circuits and manufactures commercial test systems for precision linear ICs. In each fabrication facility, a computer network integrates Analog Devices, H-P, Teradyne and LTX test equipment. The design, wafer probe and test areas share data on the network for statistical analysis and device modeling.

All Analog Devices ASICs are tested at the wafer level, and most are laser-wafer trimmed to achieve high accuracy. Untrimmed thin-film resistors match within 1% to 0.1%, depending on area. Trimmed resistors can match to better than 0.01%. Wafers may be laser drift trimmed with a hot-chuck probe to minimize the effects of temperature on accuracy.

After packaging, all parts are tested to assure that they meet guaranteed specifications. Environmental handlers can verify parts at multiple temperatures. Burn-in is performed as specified by the customer.

PACKAGING

Analog Devices ICs are available in most modern package types, including high pin-count and surface mount varieties. ASICs may be assembled in any of Analog Devices' standard packages, listed below. This list is constantly expanded and other packages may be used if they are suitable for high performance applications.


Available Packages

Pin Grid Array (PGA): 68 to 144 pins
Ceramic J Leaded Chip Carrier (CJLCC): 44 to 68 pins
Plastic Quad Flat Pack (PQFP): 44 to 132 pins
Plastic Leaded Chip Carrier (PLCC): 20 to 68 pins
Plastic Dual Inline Package (DIP): 14 to 64 pins
Side-Brazed DIP: 14 to 64 pins
Frit-Seal DIP (Cerdip): 14 to 40 pins
Small Outline (SO): 14 to 28 pins
Ceramic Quad Flat Pack (CQFP): 80 to 104 leads

PROGRAM RESPONSIBILITIES AND INTERFACES

The following figure shows the major phases in developing an ASIC and responsibilities during each phase. The overall development time depends on the complexity of the circuit and on how custom the design is.

Your Analog Devices sales engineer is your first interface for ASIC development. Your local sales office can provide further information on Analog Devices' custom/semicustom capabilities.



Power Supplies Modular AC/DC Power Supplies

GENERAL DESCRIPTION

Analog Devices offers a broad line of modular ac/dc power supplies that provide both OEMs and designers a reliable, easy to use, low-cost solution to their power requirements. Models are available in PC mountable and chassis mountable designs with 5 volt to 15 volt (single, dual, triple) outputs and current ratings from 25 mA to 5 amps. Since these modular supplies are fully encapsulated, no trimming or external component selection is necessary; simply mount the unit, connect power and output leads, and you're on the air! Most Analog Devices' power supplies are available from stock in both large and small quantities with substantial discounts being applied to large quantity orders.

AC/DC POWER SUPPLY FEATURES

- Current Limit Short Circuit Protection
- PC Mounted and Chassis Mounted Versions
- Single (+5 V), Dual (±12 V, ±15 V), and Triple $(\pm 15 \text{ V}/+5 \text{ V}, \pm 15 \text{ V}/+1 \text{ V} \text{ to } +15 \text{ V})$ Output Supplies
- Current Outputs:

25 mA to 1000 mA for Dual and Triple Output Supplies 250 mA to 5000 mA for Single Output Supplies

- Excellent Line & Load Regulation Characteristics
- High Temperature Stability
- Free-Air Convection Cooling; No External Heat Sink Required

GENERAL SPECIFICATIONS

Power Requirements

Input Voltage Range: 105 V ac to 125 V ac

Frequency: 50 Hz to 250 Hz

Electrical Specifications

Temperature Coefficient: 0.02%/°C Output Voltage Accuracy: ±2%, max

See Specifications Table

Breakdown Voltage: 500 V rms, min Isolation Resistance: 50 MΩ was also \$1 alov & abulant

Short Circuit Protection: All ac/dc power supplies employ current limiting. They can withstand substantial overload including direct short. Prolonged operation should be avoided since excessive temperature

rises will occur.

Environmental Requirements are agreed as being a smed at a smedial

Operating Temperature

Range: -25°C to $+71^{\circ}\text{C}$

Storage Temperature

SPECIFICATIONS - Typical @ +25°C and 115 V ac 60 Hz unless otherwise noted*

		Туре	Model	Output Voltage Volts	Output Current mA	Line Reg. max %	Load Reg. max %	Output Voltage Error max	Ripple & Noise mV rms max	Dimensions Inches
1			904	±15	±50	0.02	0.02	±200 mV -0 mV	0.5	3.5×2.5×0.875
			902	±15	±100	0.02	0.02	+300 mV -0 mV	0.5	3.5×2.5×1.25
-		Dual Output	902-2	±15	±100	0.02	0.02	+300 mV -0 mV	0.5	3.5×2.5×0.875
Mounted			920	±15	±200	0.02	0.02	+300 mV -0 mV	0.5	3.5×2.5×1.25
Mo			925	±15	±350	0.02	0.02	±1%	0.5	3.5×2.5×1.62
P		sodoni	921	±12	±240	0.02	0.02	+300 mV	0.5	3.5×2.5×1.25
Board								-0 mV		
PC	\$,0×8	1.25 × 0.	905	5 (90)	1000	0.02	0.05	±1%	1 991	3.5×2.5×1.25
) marie		Single	922	5	2000	0.02	0.05	±1%	15 051=	3.5×2.5×1.62
1		Output	928	5 (90)	3000	0.05	0.10	±2%	5 (typ)	3.5×2.5×1.25
	A COXX	1.25000	923	±15	±100	0.02	0.02	±1%	0.5	3.5×2.5×1.25
		Triple		+5	500	0.02	0.05	±1%	0.5	
		Output	927	±15	±150	0.02	0.02	±2%	0.5 (typ)	3.5×2.5×1.62
V				+5	1000	0.02	0.10	±2%	1.0 (typ)	
4	\$8.0×	Dual	970	±15	±200	0.05	0.05	±2%	18 **68±	4.4×2.7×1.45
		Output	975	±15	±500	0.05	0.05	±2%	10 081±	4.4×2.7×2.00
Chassis		0.00.2	955	5	1000	0.05	0.15	±2%	2	4.4×2.7×1.45
ass	=	Single	976	5	3000	0.05	0.10	±2%	5 (typ)	4.75×2.7×1.45
Chassis	NATO TAKE	Output	977	5	5000	0.05	0.10	±2%	5 (typ)	4.75×2.7×1.45
1	TOUTES	Triple	974	±15	±150	0.02	0.02	±2%	0.5 (typ)	4.75×2.7×1.45
*		Output		+5	1000	0.02	0.10	±2%	1.0 (typ)	*Consult Analog Dr

*Consult Analog Devices Power Supplies Catalog for additional information. Specifications subject to change without notice.

Power Supplies Modular DC/DC Converters

GENERAL DESCRIPTION

Analog Devices' line of compact dc/dc converters offers system designers a means of supplying a reliable, easy to use, low cost solution to a variety of floating (analog and digital) power applications. These devices provide high accuracy, short circuit protected, regulated outputs with very low output noise and ripple characteristics.

Fourteen models are offered in five power levels of 1 watt, 1.8 watts, 4.5 watts, 6 watts and 12 watts. Input voltage versions include 5 volt, 12 volt, 24 volt and 28 volt with output ranges as follows: +5 volt, ± 12 volts and ± 15 volts at ± 60 mA to 1000 mA output current capability.

Most models are high efficiency (typically over 60% at full load) and feature complete 6-sided continuous shielding for EMI/RFI protection. A π -type input filter is contained, in some models, which virtually eliminates the effects of reflected input ripple current. Most Analog Devices' dc/dc converters are available from stock in both large and small quantities with substantial discounts being applied to large quantity orders.

DC/DC POWER SUPPLY FEATURES

- Inaudible (>20 kHz) Converter Switching Frequency
- Continuous, Six-Sided EMI/RFI Shielding Except on 1 Watt and 1.8 Watt Models
- Output Short Circuit Protection (Either Output to Common)
- Automatic Restart After Short Condition Removed
- Automatic Starting with Reverse Current Injected into Outputs
- Low Output Ripple and Noise
- High Temperature Stability
- Free Air Convection Cooling

No external heat sink or specification derating is required over the operating temperature range.

GENERAL SPECIFICATIONS FOR 1 W AND 1.8 W MODELS

Line Regulation - Full Range: ±0.3% (±1% max, 949) Load Regulation - No Load to Full Load: ±0.4% $(\pm 0.5\% \text{ max}, 949)$

Output Noise and Ripple: 20 mV p-p, with 15 µF tantalum capacitor across each output (2 mV rms max, 949) Breakdown Voltage: 300 V dc min (500 V dc min, 949)

Input Filter Type: π

Operating Temperature Range: -25°C to +71°C

Storage Temperature Range: -40°C to +125°C (+100°C, 949) Fusing: If input fusing is desired, we recommend the use of a slow blow type fuse that is rated at 150%-200% of the dc/dc converter's full load input current.

GENERAL SPECIFICATIONS FOR 4.5 W, 6 W AND 12 W MODELS

Line Regulation - Full Range: ±0.07% max (±0.02% max, 951, 960 Series) (±0.1% max, 943)

Load Regulation - No Load to Full Load: ±0.07% max $(\pm 0.02\% \text{ max}, 951, 960 \text{ Series}) (\pm 0.1\% \text{ max}, 943)$

Output Noise and Ripple: 1 mV rms max Breakdown Voltage: 500 V dc min M has signed unano would

Input Filter Type: π (1911) northway had I shall shal

Operating Temperature Range: -25°C to +71°C

Storage Temperature Range: -40°C to +125°C

Fusing: If input fusing is desired, we recommend the use of a slow blow type fuse that is rated at 150%-200% of the dc/dc converter's full load input current.

SPECIFICATIONS - Typical @ +25°C at nominal input voltage unless otherwise noted*

Model	Output Voltage Volts	Output Current mA	Input Voltage Volts	Input ¹ Voltage Range Volts	Input Current Full Load	Output Voltage Error max	Temperature Coefficient /°C max	Efficiency Full Load min	Dimensions Inches
943	5	1000	5	4.75/5.25	1.52A	±1%	±0.02%	62%	2.0×2.0×0.38
958	5	100	5	4.5/5.5	200 mA	±5%	±0.01% (typ)	50%	$1.25 \times 0.8 \times 0.4$
941	±12	±150	5	4.75/5.25	1.17A	±1%	±0.01%	58%	$2.0 \times 2.0 \times 0.38$
960	±12	±40	5	4.5/5.5	384 mA	±5%	±0.01% (typ)	50%	$1.25 \times 0.8 \times 0.4$
.962	±15	±33	5	4.5/5.5	396 mA	±5%	±0.01% (typ)	50%	$1.25 \times 0.8 \times 0.4$
964	±15	±33	12	10.8/13.2	165 mA	±5%	±0.01% (typ)	50%	$1.25 \times 0.8 \times 0.4$
965	±15	±190	5	4.65/5.5	1.7 A	±1%	±0.005% (typ)	62% (typ)	$2.0 \times 2.0 \times 0.38$
966	±15	±190	12	11.2/13.2	710 mA	±1%	±0.005% (typ)	62% (typ)	$2.0 \times 2.0 \times 0.38$
967	±15	±190	24	22.3/26.4	350 mA	±1%	±0.005% (typ)	62% (typ)	$2.0 \times 2.0 \times 0.38$
949	±15	±60**	5	4.65/5.5	0.6 A	±2%	±0.03%	58%	2.0×1.0×0.375
940	±15	±150	5	4.75/5.25	1.35 A	±1%	±0.01%	62%	$2.0 \times 2.0 \times 0.38$
953	±15	±150	12	11/13	0.6 A	±0.5%	±0.01%	62%	$2.0 \times 2.0 \times 0.38$
945	±15	±150	28	23/31	250 mA	±0.5%	±0.01%	61%	$2.0 \times 2.0 \times 0.38$

Models 940 and 941 will deliver up to 120 mA output current (and Model 943 will deliver up to 600 mA) over an input voltage range

*Consult Analog Devices Power Supplies Catalog for additional information.

**Sing!--ended or unbalanced operation is permissible such that total output current load does not exceed a total of 120 mA.

Specifications subject to change without notice.

Package Information Contents

ADI Letter Designator Side Brazed DIP (Ceramic)	PMI Letter Designator	Package Description	MIL-STD-1835 Applicable Configuration	Page
				Plastic Quad F
D-14	YB* Isologo T-S2	14-Lead	CDIP2-T14	15-3
D-16	QB*	16-Lead	CDIP2-T16	15-4
D-18	XB*	18-Lead	CDIP2-T18	15-5
D-20 D-24	RB* VB*	20-Lead	CDIP2-T20	15-67
	VD"	24-Lead	CDIP2-T24	15-7
Leadless Chip Carrier (Ceramic)	bes_I-a			
E-20A	RC	20-Terminal	CQCC1-N20	15-8
E-28A	TC	28-Terminal	CQCC1-N28	15-9
Flatpack (Ceramic)				
F-2A		2-Lead		15-10
Metal Can		2 Dette		15-10
H-03A	**	3-Lead (TO-52)		15-11
TT OO A	H	6-Lead (TO-78)	1/1 07/1 7/0	15-12
H-08A H-10A	J K	8-Lead (TO-99)	MACY1-X8	15-13
H-12A	K	10-Lead (TO-100) 12-Lead (TO-8 Style)	MACY1-X10	15-14
		12-Lead (10-8 Style)		15-15
J-Leaded Chip Carrier				
J-44		44-Lead	CQCC2-J44	15-16
Plastic DIP				
N-8	P	8-Lead		15-17
N-14	P	14-Lead		15-18
N-16	P	16-Lead		15-19
N-20	P	20-Lead		15-20
Plastic Leaded Chip Carrier (PLCC)				
P-20A	PC	20-Lead		15-21
P-28A	PC	28-Lead		15-22
P-44A		44-Lead		15-23
Cerdip				
Q-8	Z	8-Lead	GDIP1-T8	15-24
Q-14	Y	14-Lead	GDIP1-T14	15-25
Q-16	Q	16-Lead	GDIP1-T16	15-26
Q-18	X	18-Lead	GDIP1-T18	15-27
Q-20	R	20-Lead	GDIP1-T20	15-28
Q-24	W	24-Lead	GDIP1-T24	15-29
Small Outline (SOIC)				
R-8		8-Lead		15-30
	SO-8	8-Lead		15-31
	SO-14	14-Lead		15-32
R-16A	SO-16	16-Lead (Narrow Body)		15-33
R-16	SOL-16	16-Lead (Wide Body)		15-34
*Special Order Only				


15

	MIL-STD-1835			MIL-STD-1835
ADI Letter Designator		PMI Letter Designator	Package Description	Applicable Configuration Page
Plastic Qua				Side Erased DIP (Ceramic)
S-52	CDIP2-T14		52-Terminal	15-35
Plastic			XB*	
TO-92			3-Lead	15-36
Single In-L	ine Package (SIP)		AllA.	
Y-4			4-Lead	(olmmad) saired quid as 15-37
Leaded Ch	in Carrier		RC	
Z-16A	CQCC1-N28		16-Lead	15-38
Z-16A Z-16B			16-Lead (Wide)	15-39
15-10			To Deua (Wide)	ASA
	equect-par			
				P-28A
	GDIP1-T24			
				3-8

condec morniauon Contents

Package Outline Dimensions


D-14
14-Lead Side Brazed Ceramic DIP
(YB Suffix)



	INC	HES	MILLI		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
A	esitine	0.200	els w	5.08	dex area
b	0.014	0.023	0.36	0.58	6
Eb ₁ 0 0	0.030	0.070	0.76	1.78	2, 6
С	0.008	0.015	0.20	0.38	6
D	e edt m	0.785	esem s	19.94	4
E	0.220	0.310	5.59	7.87	4
E ₁	0.290	0.320	7.37	8.13	amib eir
е	0.100	BSC	2.54	7	
L	0.125	0.200	3.18	5.08	or sende
L ₁	0.150	amil ass	3.81	increase	- sheel il
Q	0.015	0.060	0.38	1.52	3
S		0.098		2.49	5
S ₁	0.005		0.13	resourch	5

- Index area; a notch or a lead one identification mark is located adjacent to lead one.
- The minimum limit for dimension b₁ may be 0.023" (0.58 mm) for all four corner leads only.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-center lid, meniscus and glass overrun.
- 5. Applies to all four corners.
- All leads increase maximum limit by 0.003" (0.08 mm) measured at the center of the flat, when hot solder DIP lead finish is applied.
- 7. Twelve spaces.


D-16
16-Lead Side Brazed Ceramic DIP
(QB Suffix)



	INC	HES	MILLI		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	ERISH PRINTS	0.200	a bank	5.08	and the Addition
bonn	0.014	0.023	0.36	0.58	6
b ₁	0.030	0.070	0.76	1.78	2, 6
enalic prite	0.008	0.015	0.20	0.38	6
D		0.840		21.34	see:4 ad)
bneErosei	0.220	0.310	5.59	7.87	is darent
E ₁	0.290	0.320	7.37	8.13	ans overs
е	0.100	BSC	2.5	4 BSC	7
960 aLblos	0.125	0.200	3.18	5.08	s beauses
L ₁	0.150		3.81	beliqqa a	s dainil be
Q	0.015	0.060	0.38	1.52	3
S		0.080		2.03	5
S ₁	0.005		0.13		5

- Index area; a notch or a lead one identification mark is located adjacent to lead one.
- The minimum limit for dimension b₁ may be 0.023" (0.58 mm) for all four corner leads only.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-center lid, meniscus and glass overrun.
- 5. Applies to all four corners.
- All leads increase maximum limit by 0.003" (0.08 mm) measured at the center of the flat, when hot solder dip lead finish is applied.
- 7. Fourteen spaces.


D-18
18-Lead Side Brazed Ceramic DIP
(XB Suffix)



	INC	HES	MILLI	MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES	
Α		0.200		5.08	831	
marb non	0.014	0.023	0.36	0.58	6	
b ₁	0.030	0.070	0.76	1.78	2, 6	
C	0.008	0.015	0.20	0.38	6	
D		0.960		24.38	4	
E	0.220	0.310	5.59	7.87	4	
E ₁	0.290	0.320	7.37	8.13	owalls and	
е	0.100	BSC	2.5	nesi 7 br		
L	0.125	0.200	3.18	5.08	ot anilou	
em 8 5. 0) '8	0.150	riceit me	3.81	Increase	- sheet it	
D 0	0.015	0.060	0.38	1.52	3	
S		0.098		2.49	5	
S ₁	0.005		0.13	158006	5	

- 1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
- The minimum limit for dimension b, may be 0.023" (0.58 mm) for all four corner leads only.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-center lid, meniscus and glass overrun.
- 5. Applies to all four corners.
- All leads increase maximum limit by 0.003" (0.08 mm) measured at the center of the flat, when hot solder dip lead finish is applied.
- 7. Sixteen spaces.


D-20
20-Lead Side Brazed Ceramic DIP
(RB Suffix)



SYMBOL	INCHES		MILLIMETERS		21
	MIN	MAX	MIN	MAX	NOTES
Α		0.200	b basil s	5.08	i Desent
b	0.014	0.023	0.36	0.58	6
b ₁	0.030	0.070	0.76	1.78	2, 6
C	0.008	0.015	0.20	0.38	6
D		1.060		26.92	4
E	0.220	0.310	5.59	7.87	4
E ₁	0.290	0.320	7.37	8.13	D REDINE
е	0.100 BSC		2.54 BSC		7
men Eulus	0.125	0.200	3.18	5.08	- europi
L ₁	0.150		3.81	s applied	definit b
Q	0.015	0.060	0.38	1.52	3
S		0.080		2.03	5
S ₁	0.005		0.13		5

- Index area; a notch or a lead one identification mark is located adjacent to lead one.
- The minimum limit for dimension b₁ may be 0.023" (0.58 mm) for all four corner leads only.
- Dimension Q shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-center lid, meniscus and glass overrun.
- 5. Applies to all four corners.
- All leads increase maximum limit by 0.003" (0.08 mm) measured at the center of the flat, when hot solder dip lead finish is applied.
- 7. Eighteen spaces.

D-24 24-Lead Side Brazed Ceramic DIP




SYMBOL	INCHES		MILLIMETERS		thest restr
	MIN	MAX	MIN	MAX	NOTES
A,noits	Minetal	0.225	e for No	5.72	intesterrol
b dive	0.014	0.023	0.36	0.58	6
b ₁	0.030	0.070	0.76	1.78	2,6
C .8887	0.008	0.015	0.20	0.38	6
Directors	i yino e	1.290	or nothers.	32.77	4 diame
E	0.500	0.610	12.70	15.49	4 gs.dom
- Epira or	0.590	0.620	14.99	15.75	sqa narfy
Be 50 000	0.090	0.110	2.29	2.79	700 bes
L	0.120	0.200	3.05	5.08	the indu
L ₁	0.150		3.81		
Q	0.015	0.075	0.38	1.91	3
S		0.098		2.49	5
S ₁	0.005		0.13		5

- Index area; a notch or a lead one identification mark is located adjacent to lead one.
- The minimum limit for dimension b₁ may be 0.023" (0.58mm) for all four corner leads only.
- Dimension Q shall be measured from the seating plane to the base plane.
- This dimension allows for off-center lid, meniscus and glass overrun.
- 5. Applies to all four corners.
- All leads increase maximum limit by 0.003" (0.08mm) measured at the center of the flat, when hot solder dip lead finish is applied.
- 7. Twenty-two spaces.

E-20A


20-Terminal Leadless Chip Carrier
(RC Suffix)



SYMBOL	INCHES		MILLIMETERS		
	MIN	MAX	MIN	MAX	NOTES
A	0.064	0.100	1.63	2.54	5
A ₁	0.054	0.088	1.37	2.24	IMI I
B ₁	0.022	0.028	0.56	0.71	2
D	0.342	0.358	8.69	9.09	
D ₁	0.075 REF		1.91 REF		
D ₂	0.200 REF		5.08 REF		
D ₃	0.100 REF		2.54 REF		азтои
D ₄		0.358	ned of to	9.09	80013F
D ₅	0.150 BSC		3.81 BSC		m sar .S
enalE gnin	0.342	0.358	8.69	9.09	3. Dimen
E ₁	0.075 REF		1.9	1 REF	950 01
E ₂	0.200 REF		5.08 REF		lg ums
E ₃	0.100 REF		2.54 REF		š. Applie
E ₄	ave.u ya pil nedur	0.358	nasm sa id teinen	9.09	3
е	0.050 BSC		1.27 BSC		Gigt 188 V. Tussens
e ₁	0.015		0.38		1
L ₁	0.045	0.055	1.14	1.40	
L ₂	0.075	0.095	1.90	2.41	4
R	0.007	0.011	0.18	0.28	

- A minimum clearance of 0.015" (0.381 mm) is maintained between corner terminals.
- Electrical connection is required on Plane 1. Metalization is optional on Plane 2. However, if Plane 2 is metalized, it must be electrically connected.
- 3. A minimum clearance of 0.020" (0.508 mm) is maintained between overall dimensions $D_4 \times E_4$ and all other features including metalization, chamfers and edges.
- 4. Nonelectrical feature for No. 1 terminal identification, optical orientation or handling purposes shall be within the shaded area shown on Plane 2.
- 5. Dimension A controls the overall package thickness.
- 6. Length of pad metalization may increase only toward package periphery.
- When space is available, the index corner may be metalized on either or both Planes 1 and 2. The package edge at the index corner shall not be metalized.


E-28A
28-Terminal Leadless Chip Carrier
(TC Suffix)



	INCHES		MILLIMETERS		7.7
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.064	0.100	1.63	2.54	5
A ₁	0.054	0.088	1.37	2.24	2
B ₁ aus	0.022	0.028	0.56	0.71	2
D	0.442	0.458	11.23	11.63	190100
D ₁	0.075	REF	1.91	REF	– abasi v Imm Bi
D ₂	0.300	REF	7.62	REF	
D ₃	0.150	REF	3.81	REF	
D ₄		0.458		11.63	3
D ₅	0.200 BSC		5.08 BSC		
E	0.442	0.458	11.23	11.63	
E ₁	0.07	REF	1.91 REF		
E ₂	0.300	REF	7.62 REF		
E ₃	0.150	0.150 REF		REF	
E ₄		0.458		11.63	3
е	0.050		1.27		
e ₁	0.015		0.38		1
L ₁	0.045	0.055	1.14	1.40	
L ₂	0.075	0.095	1.90	2.41	4
R	0.007	0.011	0.18	0.28	

- 1. A minimum clearance of 0.015" (0.381 mm) is maintained between corner terminals.
- Electrical connection is required on Plane 1. Metalization is optional on Plane 2. However, if Plane 2 is metalized, it must be electrically connected.
- 3. A minimum clearance of 0.020" (0.508 mm) is maintained between overall dimensions $D_4 \times E_4$ and all other features including metalization, chamfers and edges.
- Nonelectrical feature for No. 1 terminal identification, optical orientation or handling purposes shall be within the shaded area shown on Plane 2.
- 5. Dimension A controls the overall package thickness.
- 6. Length of pad metalization may increase only toward package periphery.
- When space is available, the index corner may be metalized on either or both Planes 1 and 2. The package edge at the index corner shall not be metalized.

F-2A
2-Lead Flatpack




	INC	HES	MILLIMETERS		S benial	
SYMBOL	MIN	MAX	MIN	MAX	NOTES	
A	0.044	0.066	1.12	1.67	oltqo si	
b	0.015	0.019	0.38	0.48	2	
C	0.0045	0.0065	0.12	0.17	2	
D	AAA MIN	0.250	HSTOVO	6.35	1001	
D ₁	as taons	0.220	TORKE MILITARY	5.59	an remote	
E	0.081	0.093	2.06	2.36	1	
е	0.045	0.055	1.14	1.40	Ampitoso	
L ₁	0.750	on Plan	19.05	erse boi	the sha	


NOTES		
1. This dimension and solder over	ff-center lid, i	meniscus

 All leads – increase maximum limit by 0.003" (0.08 mm) when hot solder dip finish is applied.

		998		
	18.8			
			0.015	

H-03A 3-Lead Metal Can (TO-52)






SYMBOL	INCHES		MILLIM	MILLIMETERS	
	MIN	MAX	MIN	MAX	NOTES
A	0.115	0.150	2.92	3.81	090.0
фЬ	ens so te	0.021	HARACHI SI	0.53	1,4
φb ₂	0.016	0.019	0.41	0.48	1,4
φD	0.209	0.230	5.31	5.84	STANSON STAN
ϕD_1	0.178	0.195	4.52	4.95	som well
е	0.100 T.P.		2.54 T.P.		2
e ₁	0.050	T.P.	1.27 T.P.		2
F		0.030		0.76	
j	0.036	0.046	0.91	1.17	
k	0.028	0.048	0.71	1.22	3
L	0.500		12.70		1
L ₁		0.050		1.27	1
L ₂	0.250		6.35		
α	45° T	. Р.			

- 1. (Three Leads) ϕb_2 applies between L_1 and L_2 . ϕb applies between L_2 and 0.5" (12.70mm) from seating plane. Diameter is uncontrolled in L_1 and beyond 0.5" (12.70mm) from seating plane.
- Leads having maximum diameter 0.019" (0.48mm) measured in gauging plane 0.054" (1.4mm) + 0.001" (0.03mm) 0.000" (0.00mm) below the seating plane of the device are within 0.007" (0.18mm) of their true positions relative to a maximum-width tab.
- 3. Measured from maximum diameter of the actual device.
- All leads increase maximum limit by 0.003" (0.08mm) when hot solder dip finish is applied.


6-Lead TO-78 Metal Can (H Suffix)



	INC	HES	MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.165	0.185	4.19	4.70	
фЬ	0.016	0.019	0.41	0.48	1
φb ₁	0.016	0.021	0.41	0.53	83 100
φD	0.335	0.370	8.51	9.40	wated
ϕD_1	0.305	0.335	7.75	8.51	(12.79
φD ₂	0.110	0.160	2.79	4.06	A Leads
alg e issu	0.200 BSC		5.08 BSC		3
e ₁	0.100	BSC	2.54 BSC		3
le Fron er	it to retr	0.040	renticaen	1.02	3. Ween
k	0.027	0.034	0.69	0.86	101930
k ₁	0.027	0.045	0.69	1.14	2
L	0.500	0.750	12.70	19.05	1
L ₁		0.050		1.27	1
L ₂	0.250		6.35		1
Q	0.010	0.045	0.25	1.14	
α	45°	BSC	45°	BSC	3

- (All leads) φb applies between L₁ and L₂. φb₁ applies between L₂ and 0.500" (12.70 mm) from the reference plane. Diameter is uncontrolled in L₁ and beyond 0.500" (12.70 mm) from the reference plane.
- 2. Measured from the maximum diameter of the product.
- Leads having a maximum diameter 0.019" (0.48 mm) measured in gaging plane 0.054" (1.37 mm) + 0.001" (0.03 mm) 0.000" (0.00 mm) below the base plane of the product is within 0.007" (0.18 mm) of their true position relative to a maximum width tab.


H-08A 8-Lead Metal Can (TO-99) (J Suffix)




SYMBOL	INCHES		MILLIM	MILLIMETERS		
	MIN	MAX	MIN	MAX	NOTES	
A *2.0	0.165	0.185	4.19	4.70	910	
фЬ	0.016	0.019	0.41	0.48	1,4	
φb ₁	0.016	0.021	0.41	0.53	1,4	
φD	0.335	0.370	8.51	9.40	10)	
φD ₁	0.305	0.335	7.75	8.51	100	
φD ₂	0.110	0.160	2.79	4.06	15.2 N	
0	0.200 BSC		5.08 BSC		3	
010.0	0.100	BSC	2.54 BSC		3	
F	- 13-91	0.040	net qub xobii	1.02	No.	
lc	0.027	0.034	0.69	0.86		
k ₁	0.027	0.045	0.69	1.14		
L	0.500	0.750	12.70	19.05		
L ₁		0.050		1.27		
L ₂	0.250		6.35			
Q	0.010	0.045	0.25	1.14		
α	45°B	SC	45°1	BSC	3	

- 1. (All leads) ϕ b applies between L₁ and L₂. ϕ b₁ applies between L₂ and 0.500" (12.70mm) from the reference plane. Diameter is uncontrolled in L₁ and beyond 0.500" (12.70mm) from the reference plane.
- 2. Measured from the maximum diameter of the product.
- 3. Leads having a maximum diameter 0.019" (0.48mm) measued in gauging plane 0.054" (1.37mm) + 0.001" (0.03mm) 0.000" (0.00mm) below the base plane of the product are within 0.007" (0.18mm) of their true position relative to the maximum width tab.
- All leads increase maximum limit 0.003" (0.08mm) when hot solder dip finish is applied.

H-10A 10-Lead Metal Can (TO-100) (K Suffix)






	IN	CHES	MILLIM	MILLIMETERS	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
A	0.165	0.185	4.19	4.70	STOM
фЬ	0.016	0.019	0.41	0.48	1,4
φb ₁	0.016	0.021	0.41	0.53	1,4
φD	0.335	0.370	8.51	9.40	367
φD ₁	0.305	0.335	7.75	8.51	21 1971
φD ₂	0.110	0.160	2.79	4.06	
"100.0 +	0.230 BSC		5.84 BSC		3
01	0.115	BSC	2.92 BSC		3
F	carleight on	0.040	MERSON BIS	1.02	9113
/konson	0.027	0.034	0.69	0.86	10.0
k ₁	0.027	0.045	0.69	1.14	2
L	0.500	0.750	12.70	19.05	1
L ₁		0.050		1.27	1
L ₂	0.250		6.35		1
Q	0.010	0.045	0.25	1.14	
α	36° B	SC	36°	BSC	3

- 1. (Three Leads) ϕb_2 applies between L_1 and L_2 . ϕb applies between L_2 and 0.5" (12.70mm) from seating plane. Diameter is uncontrolled in L_1 and beyond 0.5" (12.70mm) from seating plane.
- Leads having maximum diameter 0.019" (0.48mm) measured in gauging plane 0.054" (1.4mm) + 0.001" (0.03mm) 0.000" (0.00mm) below the seating plane of the device are within 0.007" (0.18mm) of their true positions relative to a maximum-width tab.
- 3. Measured from maximum diameter of the actual device.
- All leads increase maximum limit by 0.003" (0.08mm) when hot solder dip finish is applied.


H-12A 12-Lead Metal Can (TO-8 Style)



	INC	HES	MILLIM	ETERS	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.148	0.181	3.76	4.60	
фЬ	0.016	0.019	0.41	0.48	1
φb ₁	0.016	0.021	0.41	0.53	sarrola
φD	0.592	0.615	15.04	15.62	nist it
ϕD_1	0.545	0.555	13.84	14.10	2. Dir
е	0.400 BSC		10.16 BSC		3
e ₁	0.200	0.200 BSC		5.08 BSC	
e ₂	0.100	BSC	2.54 BSC		3
F		0.040		1.02	MENT
k	0.026	0.036	0.66	0.91	MALE
k ₁	0.026	0.037	0.66	0.94	2
L	0.375		9.53		1
L ₁		0.050		1.27	1
Q	0.000	0.045	0.000	1.14	10.7781

- (All leads) φb applies between L and L₁. φb₁ applies between L₁ and 0.375" (9.50 mm) from the reference plane. Diameter is uncontrolled in L₁ and beyond 0.375" (9.50 mm) from the reference plane.
- 2. Measured from the maximum diameter of the product.
- Leads having a maximum diameter 0.019" (0.48 mm) measured in gaging plane 0.054" (1.37 mm) + 0.001" (0.03 mm) 0.000" (0.00 mm) below the base plane of the product is within 0.007" (0.18 mm) of their true position relative to a maximum width tab.

J-44




	INCHES		MILLIN		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
of the Aoc	0.100	0.135	2.54	3.43	20012
A1.0	0.054	0.078	1.37	1.98	3. Leads
A2	0.025	ne 0.054	0.64	g ai beru	enem
В	0.013	0.023	0.33	0.58	3
B1	0.020	0.032	0.51	0.81	3
С	0.006	0.013	0.15	0.33	3
D/E	0.680	0.700	17.27	17.78	
D1/E1	0.628	0.662	15.95	16.82	
D2/E2	0.25	0.250 BSC		6.35 BSC	
D3/E3	0.50	0 BSC	12.70 BSC		
D4/E4	0.610	0.650	15.49	16.51	
е	0.05	0 BSC	1.27 BSC		
e1/e2	0.012		0.30		
L	0.030		0.76		
L1	0.005		0.12		
L2	0.025		0.76		
Q	0.003		0.08		
R	0.015		0.38		
R1	0.025	0.040	0.76	1.02	
h	0.04	IO REF	1.02	REF	
i	0.02	0 REF	0.52	REF	

- 1. Pin 1 indicator is on the bottom of the package.
- 2. Dimension A controls the overall package thickness.
- 3. All leads increase maximum limit by 0.003"

 (0.08 mm) measured at the center of the flat, when hot solder dip lead finish is applied.


N-8 8-Lead Plastic DIP (P Suffix)



SYMBOL	INCHES		MILLIN	MILLIMETERS		
	MIN	MAX	MIN	MAX	NOTES	
A	ata kata a	0.210		5.33		
A ₂	0.115	0.195	2.93	4.95	beautiver.	
b	0.014	0.022	0.356	0.558		
b ₁	0.045	0.070	1.15	1.77		
С	0.008	0.015	0.204	0.381		
D	0.348	0.430	8.84	10.92	2	
E	0.300	0.325	7.62	8,25		
E ₁	0.240	0.280	6.10	7.11	2	
е	0.100	BSC	2.54	BSC		
L	0.115	0.160	2.93	4.06		
L ₁	0.130		3.30			
Q	0.015	0.060	0.38	1.52		

NOTES				
I. Index a		lead one	identifi	cation ma
2. This dir	does not	include		sh or

N-14
14-Lead Plastic DIP
(P Suffix)



	INC	HES	MILLIN		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α		0.210		5.33	SETTO
A ₂	0.115	0.195	2.93	4.95	a xabini
b	0.014	0.022	0.356	0.558	18301 SI
b ₁	0.045	0.070	1.15	1.77	NO SIST
С	0.008	0.015	0.204	0.381	
D	0.725	0.795	18.42	20.19	2
E	0.300	0.325	7.62	8.25	
E ₁	0.240	0.280	6.10	7.11	2
е	0.100	BSC	2.54 BSC		
L	0.115	0.160	2.93	4.06	
L ₁	0.130		3.30		
Q	0.015	0.060	0.38	1.52	

- Index area; a notch or a lead one identification mark is located adjacent to lead one.
- This dimension does not include mold flash or protrusions.

b, 6.045 0.070 1.15 1.77

c 0.008 0.015 0.204 0.321

D 0.248 0.430 8.84 10.82 2

E 0.300 0.325 7.62 8.25

E, 0.240 0.280 6.10 7.11 2


e 0.100 88C 2.54 88C

L 0.15 0.160 2.83 4.06

L, 0.180 3.30

C 0.015 0.080 0.38 1.52


N-16
16-Lead Plastic DIP
(P Suffix)



	INCHES		MILLIN	OTES	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
A	55-1.1	0.210		5.33	30001 00
A ₂	0.115	0.195	2.93	4.95	maraticura
b	0.014	0.022	0.356	0.558	
b ₁	0.045	0.070	1.15	1.77	
С	0.008	0.015	0.204	0.381	
D	0.745	0.840	18.93	21.33	2
E	0.300	0.325	7.62	8.25	
E ₁	0.240	0.280	6.10	7.11	2
е	0.100	BSC	2.54 BSC		
L	0.115	0.160	2.93	4.06	
L ₁	0.130		3.30		
Q	0.015	0.060	0.38	1.52	

- Index area; a notch or a lead one identification mark is located adjacent to lead one.
- 2. This dimension does not include mold flash or protrusions.

N-20 20-Lead Plastic DIP (P Suffix)




	INC	HES	MILLIN	MILLIMETERS		
SYMBOL	MIN	TMAX	MIN	MAX	NOTES	
Α		0.210		5.33	8971	
A ₂	0.115	0.195	2.93	4.95	ns xebnl	
b	0.014	0.022	0.356	0.558	MANAGE ST	
b ₁	0.045	0.070	1.15	1.77	Colla como	
С	0.008	0.015	0.204	0.381		
D	0.925	1.060	23.50	26.90	2	
E	0.300	0.325	7.62	8.25		
E ₁	0.240	0.280	6.10	7.11	2	
е	0.100	BSC	2.54	BSC		
L	0.115	0.160	2.93	4.06		
L ₁	0.130		3.30			
Q	0.015	0.060	0.38	1.52		

- Index area; a notch or a lead one identification mark is located adjacent to lead one.
- 2. This dimension does not include mold flash or protrusions.

P-20A


20-Lead Plastic Leaded Chip Carrier (PLCC)
(PC Suffix)



	INC	HES	MILLIMETE	
SYMBOL	MIN	MAX	MIN	MAX
A	0.385	0.395	9.78	10.02
a B er	0.385	0.395	9.78	10.02
0.1 C N	0.165	0.180	4.19	4.57
D	0.025	0.040	0.64	1.01
DO EVE Y	0.085	0.110	2.16	2.79
8.0 F aa	0.013	0.021	0.33	0.53
G 85	0.050	BSC	1.2	BSC
H 18	0.026	0.032	0.66	0.81
J	0.015	0.025	0.38	0.63
K 10	0.290	0.330	7.37	8.38
R 10	0.350	0.356	8.89	9.04
U	0.350	0.356	8.89	9.04
V	0.042	0.048	1.07	1.21
W	0.042	0.048	1.07	1.21
X	0.042	0.056	1.07	1.42
Υ		0.020		0.50


P-28A

28-Lead Plastic Leaded Chip Carrier (PLCC)
(PC Suffix)



	INCH	ES	MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	
A	0.485	0.495	12.32	12.57	
В	0.485	0.495	12.32	12.57	
C	0.165	0.180	4.19	4.57	
D	0.025	0.040	0.64	1.01	
Eror	0.085	0.110	2.16	2.79	
F	0.013	0.021	0.33	0.53	
G	0.050	BSC	1.27 BSC		
HEELO	0.026	0.032	0.66	0.81	
J DSS	0.015	0.025	0.38	0.63	
Kesn	0.390	0.430	9.91	10.92	
R	0.450	0.456	11.43	11.58	
U	0.450	0.456	11.43	11.58	
٧	0.042	0.048	1.07	1.21	
Wole	0.042	0.048	1.07	1.21	
X	0.042	0.056	1.07	1.42	
Υ		0.020		0.50	


P-44A
44-Lead Plastic Leaded Chip Carrier (PLCC)
(PC Suffix)



	INC	HES	MILLIN	IETERS
SYMBOL	MIN	MAX	MIN	MAX
1 mA	0.685	0.695	17.40	17.65
mol Ba nol	0.685	0.695	17.40	17.65
C	0.165	0.180	4.19	4.57
D	0.025	0.040	0.64	1.01
volliEuolai	0.085	0.110	2.16	2.79
F	0.013	0.021	0.33	0.53
G	0.050	BSC	BSC 1.27 BS	
o nenw re:	0.026	0.032	0.66	0.81
Inco L ise o	0.015	0.025	0.38	0.63
K	0.59	0.63	14.99	16.00
R	0.650	0.656	16.51	16.66
U	0.650	0.656	16.51	16.66
٧	0.042	0.048	1.07	1.21
W	0.042	0.048	1.07	1.21
Х	0.042	0.056	1.07	1.42
Υ		0.020		0.50

15


Q-8 8-Lead Cerdip (Z Suffix)



	INCHES		MILLIN	MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES	
Α		0.200		5.08	1 508	
b	0.014	0.023	0.36	0.58	7	
b ₁	0.030	0.070	0.76	1.78	2, 7	
С	0.008	0.015	0.20	0.38	7	
D		0.405		10.29	4	
E	0.220	0.310	5.59	7.87	4	
E ₁	0.290	0.320	7.37	8.13	6	
е	0.10	0 BSC	2.54 BSC		8	
L	0.125	0.200	3.18	5.08	aan	
L ₁	0.150		3.81	60.0	500	
Q	0.015	0.060	0.38	1.52	3	
S		0.055		1.4	5	
S ₁	0.005		0.13	20.0	5	
α	0°	15°	0°	15°	1000	

- Index area; a notch or a lead one identification mark is located adjacent to lead one.
- 2. The minimum limit for dimension b_1 may be 0.023" (0.58 mm) for all four corner leads only.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-center lid, meniscus and glass overrun.
- 5. Applies to all four corners.
- 6. Leads center when α is 0°. E₁ shall be measured at the centerline of the leads.
- 7. All leads increase maximum limit by 0.003" (0.08 mm) measured at the center of the flat, when hot solder dip lead finish is applied.
- 8. Six spaces.


Q-14 14-Lead Cerdip (Y Suffix)



	INC	HES	MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
А		0.200	no basi	5.08	bs betas
b	0.014	0.023	0.36	0.58	7 m
b ₁	0.030	0.070	0.76	1.78	2, 7
ena c pni	0.008	0.015	0.20	0.38) ao 7 na
D		0.785		19.94	4
Estros	0.220	0.310	5.59	7.87	4
E ₁	0.290	0.320	7.37	8.13	6
е	0.100	BSC	2.54 BSC		8
auf in or	0.125	0.200	3.18	5.08	19 Inpo I
Lan	0.150	d 4511	3.81	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	The second care
Q de	0.015	0.060	0.38	1.52	3
S		0.098		2.49	5.
S ₁	0.005		0.13	.8008	5
α	0°	15°	0°	15°	

- Index area; a notch or a lead one identification mark is located adjacent to lead one.
- The minimum limit for dimension b₁ may be 0.023" (0.58 mm) for all four corner leads only.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-center lid, meniscus and glass overrun.
- 5. Applies to all four corners.
- 6. Lead center when α is 0°. E_{1} shall be measured at the centerline of the leads.
- All leads increase maximum limit by 0.003" (0.08 mm) measured at the center of the flat when hot solder dip lead finish is applied.
- 8. Twelve spaces.


Q-16
16-Lead Cerdip
(Q Suffix)



	INC	HES	MILLI		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
A	olisaslitit	0.200	best a	5.08	a thought
b	0.014	0.023	0.36	0.58	be b7ss
b _{1,00.8}	0.030	0.070	0.76	1.78	2, 7
С	0.008	0.015	0.20	0.38	of (r7m
anaD gai	nes ent	0.840	nessur	21.34	4
E	0.220	0.310	5.59	7.87	4
E ₁ 2U02	0.290	0.320	7.37	8.13	en 6
е	0.100	BSC	2.54 BSC		8
L	0.125	0.200	3.18	5.08	is of soi
on is b	0.150	ed flan	3.81	ii io naris	naimes
Q	0.015	0.060	0.38	1.52	3
S	country t	0.080	respective	2.03	5
S ₁	0.005		0.13	.beilggs	5
α	0°	15°	0°	15°	ande out

- Index area; a notch or a lead one identification mark is located adjacent to lead one.
- The minimum limit for dimension b₁ may be 0.023" (0.58 mm) for all four corner leads only.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-center lid, meniscus and glass overrun.
- 5. Applies to all four corners.
- 6. Lead center when α is 0°. E_{1} shall be measured at the centerline of the leads.
- All leads increase maximum limit by 0.003" (0.08 mm) measured at the center of the flat, when hot solder dip lead finish is applied.
- 8. Fourteen spaces.


Q-18
18-Lead Cerdip
(X Suffix)



	INC	HES	MILLIMETERS			
SYMBOL	MIN	MAX	MIN	MAX	NOTES	
Α	DESERTED 1	0.200	17891 B	5.08	1097B X	
b	0.014	0.023	0.36	0.58	7	
b ₁	0.030	0.070	0.76	1.78	2, 7	
c	0.008	0.015	0.20	0.38	7	
D	SHALL CHASE	0.960	surusyden	24.38	4	
E	0.220	0.310	5.59	7.87	4	
E ₁	0.290	0.320	7.37	8.13	6	
е	0.100	BSC	2.54 BSC		8	
set is b	0.125	0.200	3.18	5.08	satrans (
L ₁	0.150		3.81	the leads	to anihe	
(mmQ:0.0)	0.015	0.060	0.38	1.52	3	
gib S blos	terl ner	0.098	1/17 TO 18	2.49	16 65 148	
S ₁	0.005		0.13	.bestque	5	
α	0°	15°	0°	15°	ide tuen	

- 1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
 - The minimum limit for dimension b₁ may be 0.023" (0.58 mm) for all four corner leads only.
 - Dimension Q shall be measured from the seating plane to the base plane.
 - 4. This dimension allows for off-center lid, meniscus and glass overrun.
- 5. Applies to all four corners.
- 6. Lead center when α is 0°. E₁ shall be measured at the centerline of the leads.
 - All leads increase maximum limit by 0.003" (0.08 mm) measured at the center of the flat, when hot solder dip lead finish is applied.
 - 8. Sixteen spaces.


Q-20 20-Lead Cerdip (R Suffix)



	INC	HES	MILLIMETERS			
SYMBOL	MIN	MAX	MIN	MAX	NOTES	
A	BOTHICE.	0.200	HE4 B 10	5.08	NEW NEW	
b	0.014	0.023	0.36	0.58	7	
b ₁	0.030	0.070	0.76	1.78	2, 7	
С	0.008	0.015	0.20	0.38	7	
D	0.010.11	1.060	AUDIN O	26.92	4	
E	0.220	0.310	5.59	7.87	4	
E ₁	0.290	0.320	7.37	8.13	6	
е	0.100	BSC	2.54 BSC		8	
ndt is han	0.125	0.200	3.18	5.08	stnes he	
L ₁	0.150		3.81	sal out to	nterline	
no (Q.0) *	0.015	0.060	0.38	1.52	3	
ib tes oa t	ed nedle	0.098	to son	2.49	5	
S ₁	0.005		0.13	andda si	5	
α	0°	15°	0°	15°	the means	

- 1. Index area; a notch or a lead one identification mark is located adjacent to lead one.
- The minimum limit for dimension b₁ may be 0.023" (0.58 mm) for all four corner leads only.
- 3. Dimension Ω shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-center lid, meniscus and glass overrun.
- 5. Applies to all four corners.
- 6. Lead center when α is 0°. E_{1} shall be measured at the centerline of the leads.
- All leads increase maximum limit by 0.003" (0.08 mm) measured at the center of the flat, when hot solder dip lead finish is applied.
- 8. Eighteen spaces.


Q-24
24-Lead Cerdip
(W Suffix)



	INC	HES	MILLI	METERS	bus R-R
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α		0.200		5.08	
b	0.014	0.023	0.36	0.58	7
b ₁	0.030	0.070	0.76	1.78	2, 7
С	0.008	0.015	0.20	0.38	7
D		1.280		32.51	4
E	0.220	0.310	5.59	7.87	4
E ₁	0.290	0.320	7.37	8.13	6
е	0.100	BSC	2.54 BSC		8
L	0.125	0.200	3.18	5.08	
L ₁	0.150		3.81		
Q	0.015	0.060	0.38	1.52	3
S		0.098		2.49	5
S ₁	0.005		0.13		5
α	0°	15°	0°	15°	

- Index area; a notch or a lead one identification mark is located adjacent to lead one.
- The minimum limit for dimension b₁ may be 0.023" (0.58 mm) for all four corner leads only.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-center lid, meniscus and glass overrun.
- 5. Applies to all four corners.
- 6. Lead center when α is 0°. $\rm E_1$ shall be measured at the centerline of the leads.
- All leads increase maximum limit by 0.003" (0.08 mm) measured at the center of the flat when hot solder dip lead finish is applied.
- 8. Twenty-two spaces.

R-8
8-Lead Narrow-Body (SO)




	INC	HES	MILLIN	METERS	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.094	0.102	2.39	2.59	2
b	0.0138	0.0192	0.35	0.49	
С	0.0075	0.0098	0.19	0.25	
D	0.1890	0.1968	4.80	5.00	2
Energi	0.1497	0.1574	3.80	4.00	GETS XE
Н	0.2284	0.2440	5.80	6.20	ocated a
e 250	0.050	0 BSC	1.27 B	SC	minim s
h	0.0099	0.0196	0.25	0.50) (mm 88
entid bu	0.0160	0.0500	0.41	1.27	noisnon
Q	0.0040	0.0098	0.10	0.25	the base
α	0°	8°	00	8°	namib ai

- Index area; a dimple or lead one identification mark is located adjacent to lead one and is within the shaded area shown.
- 2. The R-8 and SO-8 packages differ only in this dimension.

1		0.014	


SO-8 8-Lead Narrow-Body SO (S-Suffix)



	INC	CHES	MILLIN	METERS	NOTES
SYMBOL	MIN	MAX	MIN	MAX	
Α	0.0532	0.0688	1.35	1.75	3
b	0.0138	0.0192	0.35	0.49	078000 08018
С	0.0075	0.0098	0.19	0.25	
D	0.1890	0.1968	4.80	5.00	
Е	0.1497	0.1574	3.80	4.00	
Н	0.2284	0.2440	5.80	6.20	
е	0.05	00 BSC	1.27	BSC	
h	0.0099	0.0196	0.25	0.50	
L	0.0160	0.0500	0.41	1.27	
Q	0.0040	0.0098	0.10	0.25	
α	0°	8°	0°	8°	

- Package dimensions conform to JEDEC specification MS-012-AA (Issue A, June 1985).
- Index area; a dimple or lead one identification mark is located adjacent to lead one and is within the shaded area shown.
- 3. The SO-8 and R-8 packages differ only in this dimension.


SO-14 14-Lead Narrow-Body SO (S-Suffix)



	IN	CHES	MILLIN	METERS	NOTES
SYMBOL	MIN	MAX	MIN	MAX	
Α	0.0532	0.0688	1.35	1.75	a zerou
nchicaldon	0.0138	0.0192	0.35	0.49	skag9 .
С	0.0075	0.0098	0.19	0.25	10-SM
hebDie eri	0.3367	0.3444	8.55	8.75	adsool
E	0.1497	0.1574	3.80	4.00	C DOTE
Н	0.2284	0.2440	5.80	6.20	S 9/11 3
е	0.05	00 BSC	1.27	BSC	
h	0.0099	0.0196	0.25	0.50	
L	0.0160	0.0500	0.41	1.27	
Q	0.0040	0.0098	0.10	0.25	
α	0°	8°	0°	8°	

- Package dimensions conform to JEDEC specification MS-012-AB (Issue A, June 1985).
- 2. Index area; a dimple or lead one identification mark is located adjacent to lead one and is within the shaded area shown.

R-16A SO-16 16-Lead Narrow Body SO (S Suffix)




	INC	CHES	MILLIN	MILLIMETERS	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.0532	0.0688	1.35	1.75	
b	0.0138	0.0192	0.35	0.49	NOTES
C	0.0075	0.0099	0.19	0.25	1. Pack
shap not	0.3859	0.3937	9.80	10.00	2. Inde
E	0.1497	0.1574	3.80	4.00	incal
Н	0.2284	0.2440	5.80	6.20	
е	0.05	00 BSC	1.27	BSC	
h	0.0099	0.0196	0.25	0.50	
L	0.0160	0.0500	0.41	1.27	
Q	0.0040	0.0098	0.10	0.25	
α	0°	8°	0°	8°	

- Package dimensions conform to JEDEC specification MS-012-AC (Issue A, June 1985).
- Index area; a dimple or lead one identification mark is located adjacent to lead one and is within the shaded area shown.

0.32				
	0.2992			
20.01				
			8	
			8)	
1.27				
		0.0040		
	*8			

R-16 SOL-16


16-Lead Wide Body SO (S Suffix)



	IN	CHES	MILLIN	METERS	W.
SYMBOL	MIN	MAX	MIN	MAX	NOTES
arte Arte nis	0.0926	0.1043	2.35	2.65	ol .
b	0.0138	0.0192	0.35	0.49	16
С	0.0091	0.0125	0.23	0.32	
D	0.3977	0.4133	10.10	10.50	
E	0.2914	0.2992	7.40	7.60	
Н	0.3937	0.4193	10.00	10.65	
е	0.05	00 BSC	1.27	BSC	
h	0.0098	0.0291	0.25	0.74	
L	0.0157	0.0500	0.40	1.27	
Q	0.0040	0.0118	0.10	0.30	
α	0°	8°	0°	8°	


- Package dimensions conform to JEDEC specification MS-013-AA (Issue A, June 1985).
- Index area; a dimple or lead one identification mark is located adjacent to lead one and is within the shaded area shown.

S-52
52-Lead Plastic Quad Flatpack




	IN	CHES	MILLIN	METERS
SYMBOL	MIN	MAX	MIN	MAX
Α	0.537	0.557	13.65	14.15
В	0.390	0.398	9.9	10.10
С	0.078	0.082	1.97	2.09
D	0.010	0.014	0.25	0.35
F	0.026	0.037	0.65	0.95
G	0.02	56 BSC	0.65 BSC	
S J CA	0.006	0.008	0.15	0.20
К	0.006	0.012	0.15	0.30

TO-92 3-Lead Plastic



	INCH	ES	MILLIM	ETERS
SYMBOL	MIN	MAX	MIN	MAX
ASPETE	0.170	0.210	4.58	5.33
C XARA	0.016	0.019	0.407	0.482
фD	0.175	0.205	4.96	5.20
e	0.095	0.105	2.42	2.66
e ₁	0.045	0.055	1.15	1.39
E	0.125	0.165	3.94	4.19
J	0.175	0.205	4.96	5.20
L	0.500	ANTON L.	12.70	(1000-0-00)
L	4.9	0.050	1.U	1.27
S	0.080	0.105	2.42	2.66


Y-4
4-Lead Single In-Line Package (SIP)




	INC	HES	MILLIN	/IETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES	
Α	0.066	0.070	1.68	1.78		
A ₁	0.035	BSC	0.89	BSC		
b	0.013	0.019	0.33	0.48	BHOM	
b ₁		0.003	3/513	0.076	M I M	
С	0.013	0.017	0.33	0.43	0 501	
D	0.125	0.135	3.17	3.43		
d	0.015	0.021	0.38	0.533	U I STU	
E	0.196	0.204	4.98	5.18	0 1000	
е	0.05 BSC		1.27 BSC		.0 086	
e ₁	0.025 BSC		0.64	BSC	п сы	
L	0.500	0.530	12.70	13.46		
L ₁	0.020	REF	0.51	REF	A 349	
L ₂	994	0.040		1.02	100	

1. Includes package mismatch.

Z-16A
16-Lead Leaded Chip Carrier (Gull Wing)




Z-16B
16-Lead Leaded Chip Carrier (Gull Wing-Wide)



	INC	CHES	MILLIN	1ETERS
SYMBOL	MIN	MAX	MIN	MAX
Α	0.113	0.143	2.87	3.63
b	0.013	0.017	0.33	0.43
b ₁	0.090	0.110	2.29	2.79
С	0.090	0.110	2.29	2.79
D	0.542	0.558	13.77	14.17
E	0.542	0.558	13.77	14.17
е	0.045	0.055	1.14	1.40
J	0.007	0.010	0.18	0.25
К	0.023	0.033	0.58	0.84
L	0.775	0.785	19.69	19.94
α	-5°	+5°	-5°	+5°

Z-168 16-Lead Leaded Chip Carrier (Grill Wing-Wide



		3.63
	0.33	
	ee.er	



Appendix Contents

		MOTTOUGON Pag
		This Ordering Guide should make it easy to o
	ering Guide	
Produc	duct Families Still Available	
Substit	stitution Guide for Product Families No Longer Available	
Techni	hnical Publications	
World	Idwide Sales Directory	

MOONED, NUMBERRING

In this reference manual many of the data sheets for products having a number of standard options contain an Ordering Guide. Use in to specify the correct part number for the exact combination of options you want. Two model numbering schemes are used by Analog Devices. The first model numbering scheme is used for designating standard Analog Devices monolithic and hybrid products. The second scheme is used by our Precision Monolithics Division (formurby PMI) as designators for its product line,

Figure 1 shows the form of model number used for our preprierary standard monolithic ICs and many of our hybrids. It consists of an "AD" (Analog Devices) prefix, a 3-to-5-digit number," an alphabetic performance/temperature range designator and a package designator. One or two additional letters may immediately follow the digits ("A" for second-generation redesigned ICs, "DI" for dielectrically isolated CMOS switches, e.g., AD535AFH, AD7512DIKD).

Figure 2 shows a different numbering scheme used by our Precision Monolithics Division. This numbering scheme sunts with a prefix which designates the device type and model number. It is then followed by a suffix consisting of alphabetic designators (as applicable) to ladicate additional functional designations or options and packaging options.



1

Figure 1, Model-Number Designations for Standard Analog Devices Monolithic and Hybrid IC Products, S., T and U Grades Maye the Added Suffix, 18838 for Devices that Qualify to the Latest Revision of MIL-STD-883, Level B.

Tor some models, the combination (distributed free or these digits) is not instead of ADXXXX, e.g., 2880.

Ordering Guide

INTRODUCTION

This Ordering Guide should make it easy to order Analog Devices products, whether you're buying one IC op amp, a multi-option subsystem, or 1000 each of 15 different items. It will help you:

- 1. Find the correct part number for the options you want.
- 2. Get a price quotation and place an order with us.
- 3. Know our warranty for components and subsystems.

For answers to further questions, call the nearest sales office (listed at the back of the book) or our main office in Norwood, Mass. U.S.A. (617-329-4700).

MODEL NUMBERING

In this reference manual many of the data sheets for products having a number of standard options contain an Ordering Guide. Use it to specify the correct part number for the exact combination of options you want. Two model numbering schemes are used by Analog Devices. The first model numbering scheme is used for designating standard Analog Devices monolithic and hybrid products. The second scheme is used by our Precision Monolithics Division (formerly PMI) as designators for its product line.

Figure 1 shows the form of model number used for our proprietary standard monolithic ICs and many of our hybrids. It consists of an "AD" (Analog Devices) prefix, a 3-to-5-digit number,* an alphabetic performance/temperature-range designator and a package designator. One or two additional letters may immediately follow the digits ("A" for second-generation redesigned ICs, "DI" for dielectrically isolated CMOS switches, e.g., AD536AJH, AD7512DIKD).

Figure 2 shows a different numbering scheme used by our Precision Monolithics Division. This numbering scheme starts with a prefix which designates the device type and model number. It is then followed by a suffix consisting of alphabetic designators (as applicable) to indicate additional functional designations or options and packaging options.




Figure 1. Model-Number Designations for Standard Analog Devices Monolithic and Hybrid IC Products. S, T and U Grades Have the Added Suffix, /883B for Devices that Qualify to the Latest Revision of MIL-STD-883, Level B.

^{*}For some models, the combination [digit] [letter] [two or three digits] is used instead of ADXXXX, e.g., 2S80.




Figure 2. Precision Monolithics Division's Product Designations

ORDERING FROM ANALOG DEVICES

When placing an order, please provide specific information regarding model type, number, option designations, quantity, ship-to and bill-to address. Prices quoted are list; they do not include applicable taxes, customs, or shipping charges. All shipments are F.O.B. factory. Please specify if air shipment is required.

Place your orders with our local sales office or representative, or directly with our customer service group located in the Norwood facility. Orders and requests for quotations may be telephoned, sent via fax or telex, or mailed. Orders will be acknowledged when the received; billing and delivery information is included.

Payments for new accounts, where open-account credit has not yet been established, will be C.O.D. or prepaid. Analog Devices' minimum order value is two hundred fifty dollars (\$250.00).

When prepaid, orders should include \$2.50 additional for packaging and postage (and a 5% sales tax on the price of the goods if you are ordering for delivery to a destination in Massachusetts).

You may also order Analog Devices parts through distributors. For information on distributors, please see pages 16–12 and 16–13 at the back of this volume.

WARRANTY AND REPAIR CHARGE POLICIES

All Analog Devices, Inc., products are warranted against defects in workmanship and materials under normal use and service for one year from the date of their shipment by Analog Devices, Inc., except that components obtained from others are warranted only to the extent of the original manufacturers' warranties, if any, except for component test systems, which have a 180-day warranty, and µMAC and MACSYM systems, which have a 90-day warranty. This warranty does not extend to any products which have been subjected to misuse, neglect, accident, or improper installation or application, or which have been repaired or altered by others. Analog Devices' sole liability and the Purchaser's sole remedy under this warranty is limited to repairing or replacing defective products. (The repair or replacement of defective products does not extend the warranty period. This warranty does not apply to components which are normally consumed in operation or which have a normal life inherently shorter than one year.) Analog Devices, Inc., shall not be liable for consequential damages under any circumstances.

THE FOREGOING WARRANTY AND REMEDY ARE IN LIEU OF ALL OTHER REMEDIES AND ALL OTHER WARRANTIES, WRITTEN OR ORAL, STATUTORY, EXPRESS, OR IMPLIED, INCLUDING ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE.

Product Families Not Included in the Reference Manual (But Still Available)

The information published in this Reference Manual is intended to assist the user in choosing components for the design of *new* equipment, using the most cost-effective products available from Analog Devices. The popular product types listed below may have been designed into your circuits in the past, but they are no longer likely to be the most economic choice for your new designs. Nevertheless, we recognize that it is often a wise choice to refrain from redesigning proven equipment, and we are continuing to make these products available for use in existing designs. Data sheets on these products are available upon request.

			AMP WETRUMENTATION ASSPLIED SUF BUFFER OVOLVACE FOLLO		
Model (SA NOT YACT	Model	Model	Model		
AD101	ADC-912	DAC1138	SW-01/02		
AD201	ADC1130	DAC1146	SW-7510/7511		
AD301	ADC1131	DAC-1408A	2B24		
AD301AL	ADC1143	DAC1508A	2B34		
AD363R	AD DAC-08	DAC-8212	2B52		
AD364R	AD DAC71	DAS1153	2B53		
AD503	AD DAC72	DAS1157	2B56		
AD504	ADEB770	HDS-1240E	2B57		
AD506	ADSP-1008A	HDS-1250	2B58 / 2 CLASS / MCS		
AD507SH/883B	ADSP-1009A	HOS-050/050A/050C	2B59		
AD510	ADSP-1010A	HOS-060	4B Series		
AD515	ADSP-1010B	HTC-0300A	40		
AD518	ADSP-1012A	HTS-0010	171		
AD533	ADSP-1016A	HTS-0025	233		
AD535	ADSP-1024A	JM38510/11301/11302	277		
AD545	ADSP-1080A	MUX-88	285		
AD567	ADSP-1081A	OP-08	290		
AD611	ADSP-1101	OP-43	292		
AD651	ADSP-1110A	OP-44	310		
AD689	ADSP-1401	OP-65	426		
AD757	ADSP-1402	e Z. Precision Mod III-90: Division	429		
AD1175	ADSP-1410	OP-147	434		
AD1322	ADSP-3128A		436 TAMA MOST OMBRECHO		
AD1403	ADSP-3201	OF-100	When placing an order, pleas 244 vide		
AD2004	ADSP-3202	PM-119	bill-re address. Prices quoted 451		
AD2006	ADSP-3210	PM-219	433		
			Place your orders with our to 064 ales of		
			facility. Orders and request A147 uponi		
AD5210 Series	ADSP-3220		received, billing and delivery 157 munic		
AD7110	ADSP-3221	PM-157 and tibers muccos-	Payments for new accounts, 557, open		
AD7240	ADSP-3222	PM-355	with 947 and own at subset rates mumi		
AD7520	CAV-1210	PM-356	950		
	CMP-08		When prepaid, orders should 860 ude Sa		
AD7522	CMP-404	1141-125			
AD7523 at bas \$1-51	DAC-01				
AD7525	DAC-02/03	PM-0820			
AD7530	DAC-05/06	PM-7541			
AD7531	DAC-12QS	PM-7574 83134.304 81			
AD75411 epivisa bas sa	de lameron DAC-20 restam bata quita	SHA-1144			
AD7546 DAC71/72		SMP-81 SMP-81 SMP-81			
AD7576 as . dasaway	DAC-86	SSM-2044			
AD7772 and swed deaths are bong DAC-88 nature for each vitus		SSM-2045	SSM-2045 and one of a swed delider sense we MY2OAM bag OAMa		
AD9502	DAC-89	SSM-2047			
AD9611 DAC-210 DAC-210		SSM-2100			
AD9686	DAC-888	SSM-2132			
ADC-908	DAC1136	SSM-2300			

Substitution Guide for Product Families No Longer Available

The products listed in the left-hand column are no longer available from Analog Devices. In many cases, comparable functions and performance may be obtained with newer models, but—as a rule—they are not directly interchangeable. The closest recommended Analog Devices equivalent, physically and electrically, is listed in the right-hand column. If no equivalent is listed, or for further information, contact your local sales office.

-12FZ -14CZ	Closest		Closest Recommended		Closest Recommended
Model OFERTABLE	Recommended Equivalent	Model	Equivalent	Model	Equivalent
			The state of the s		PASSE INTRODUCES OF
AD108/208/308	AD705				AD1170
AD108A/208A/308A	AD705 AD790	AD2009		ADC1100	The second secon
AD111/211/311	1110//0	AD2016	110110	ILD OILUB	AD7870 OCICIOO - O/
AD246	AD204/AD208	AD2022		ADC1103	The state of the s
AD295	AD210	AD2023		ADC1105	AD7550/AD7552
AD293	AD210	AD2024		ADC1109	
AD294	AD210	AD2025			AD574A 90010A
AD345	AD1321/1324	AD2027			AD7880 a01104
AD351	AD790	AD2028	None Ocasinatori		AD7880 80110/
AD362	AD1362	AD2033			AD574A SIMO/
AD367	None	AD2036	Tione		AD574A/AD674A
AD368	None	AD2037			AD561 55110/
AD369	None				None enon
AD370/371	AD767	AD2040		ADG201	ADG201A
AD376	AD1376	AD2050		ADLH0032G/CG	AD843 98-30MI-OA
AD381	AD744	AD2051		ADLH0033G/CG	
AD382	AD744/AD845	AD2060		ADM501 08-8041	
AD386	AD1154	AD2061		ADP501 08-804	
AD392	AD664	AD2070		ADREF01	REF-01
AD501	AD711	AD2071		ADREF02	REF-02
AD502	AD711	AD3554		ADSHC-85	AD585
AD505	AD509	AD3860	AD567	ADSHM-5	HTC-0300A
AD506SH/883B	AD42626	AD5010/6020	AD9000	AMP-01BX	AMP-01AX
AD508	AD517	AD5240	AD ADC85	AMP-01BX/883C	AMP-01AX/883C
AD511	AD711	AD6012	AD565A		AMP-05AX
AD512	AD711	AD7115	AD7111 XH10-	AMP-05BX/883C	AMP-05Z/883C
AD513	AD711	AD7513	ADG201A	111 110 00 11 10	Consult ADI
AD514	AD711	AD7516	AD7510DI	BDM 1615/16/17	None 30/203139
AD516	AD711	AD7519	None	BUF-03BJ/883C	BUF-03AJ/883C
AD520	AD524	AD7527	AD7548	CAV-0920/1020	AD9020/9060
AD523	AD549	AD7544	AD7548 S250-	CAV-1202	AD9007
AD528	AD711/744	AD7550	None	90CAV-1205	AD9007
AD530	AD533	AD7552	None DEBS 20-	CMP-01Z	CMP-01J and CMP-01J
AD531	AD532	AD7555	AD1175K	CMP-05BJ	CMP-05CJ
AD540	AD544	AD7560	None 38040-	CMP-05BZ	CMP-05CZ
AD559	AD557/AD558	AD7570	AD7579/AD7580	CMP-05GJ	CMP-05CJ COOL-2A
AD565	AD565A	AD7571	AD7579/AD7580	CMP-404BY	CMP-404AY
AD566	AD566A	AD7583	AD7880+MUX	CMP-404BY/883C	CMP-404AY/883C
AD612	AD524	AD9011	AD9002	DAC-02ACX1	DAC-02CCX1
AD614	AD524	AD9521	AD640	DAC-05AX1	DAC-02CCX1
AD801	AD711	AD9615	AD9611/AD9617	DAC-05EX1	DAC-02CCX1
AD1145	AD7846	AD9685	AD96685 [A80-	DAC-10BX	DAC-10FX
AD1147/48	AD669	AD9687	AD96686	DAC-10CX	DAC-10GX
AD1332	None	AD9688	AD9002/AD9028	DAC-10DF	AD568
AD1408	AD558	AD ADC-816	AD7820/AD7821	DAC-10H	None 3085-101
AD1508 ICIA Massa	AD558	ADC-8S	AD673	DAC-10Z	None OISI-MCI
AD1678	AD678	ADC-10Z	AD574A	DAC-12QZ	AD667
AD1679 ICIA slutera	AD679	ADC-12QL	AD7578 088808A90	DAC-12M	AD7845
AD1779 500	AD779	ADC-12QM	AD574A/AD674A		DAC1136 3 101-20
AD2003	AD2021	ADC-12QZ	AD574A/AD674A	DAC-16QM	DAC1136 2501-201

16

Substitution Guide for Product Families No Longer Available

	Closest Recommended		Closest Recommended		Closest Recommended
Model	Equivalent	Model	Equivalent	Model	Equivalent
DAC-100AAQ7	DAC-100ACO7	HOS-100AH/SH	None	OP-12CZ	OP-12AZ
DAC-100AAQ8	DAC-100ACQ8	HOS-200	AD9620/30	OP-12GZ	OP-12FZ
DAC-100ABO7	DAC-100ACQ7	HTC-0300	HTC-0300A	OP-14DZ	OP-14CZ
DAC-100ABQ8	DAC-100ACQ8	HTC-0500	HTC-0300A	OP-14GRBC	OP-14GBC
DAC-100BBO5/	DAC-100ACQ5/	IPA-1751	IPA-1764	OP-14J/883C	OP-14AJ/883C
883C	883C	IRDC1730-33	AD2S80A/82A	OP-15BI	OP-15AJ
DAC-100BCQ7	DAC-100BBQ7	MAH-0801	AD9005	OP-15BZ	OP-15AZ
DAC-100DDQ7	DAC-100CCQ7	MAH-1001	AD9005	OP-16BI	OP-16AI
DAC-312BR	DAC-312ER	MAS-0801	AD9005	OP-17BZ/883C	OP-17AZ/883C
DAC-888AX	DAC-888EX	MAS-1001	AD9005	OP-17CI	OP-17AJ
DAC-888BX	DAC-888EX	MAS-1202	AD9005	OP-17FJ	OP-17EJ
	AD767	MAT-01/883C	MAT-01AH/883C	OP-17FZ	OP-17EZ
	AD568	MAT-01/883C	MAT-02AH	OP-20CJ	OP-20BJ
	AD568	MAT-02BH/883C	MAT-02AH/883C	OP-21GRBC	OP-21GBC
				OP-215BI	
	DAC12QS	MATV-0811	AD9012/48	And the second s	OP-215AJ
DAC1118	AD767	MATV-0816	AD9012/48	OP-215BJ/883C	OP-215AJ/883C
	AD7541A	MATV-0820	AD30004/834	OP-215BZ	OP-215AZ
DAC1125	AD7533	MCI-1794	AD2S80A/82A	OP-215CZ/883C	OP-215BZ/883
	AD667	MDA Family	AD9712B/13B	OP-21BJ	OP-21AJ
DAC-1408-6P	DAC-1408-8P	MDH Family	AD9712B/13B	OP-21BZ	OP-21AZ
DAC-1408-7P		MDMS Family	AD9712B/13B	OP-21EJ	OP-21AJ
DAC-1408-7Q	DAC-1408-8Q	MDS Family	AD9712B/13B	OP-220BJ	OP-220AJ
DAC-1408-GQ	DAC-1408-8Q	MDSL Family	AD9712B/13B	OP-22AJ	OP-22AJ/883C
	None	MOD-1005/20	AD9020/60	OP-22EJ	OP-22AJ/883C
DAC1422	110110	MUX-08AQ	MUX-08BQ	OP-32BZ	OP-32AZ
DAC1423	None	MUX-24AQ	MUX-24EQ	OP-32BZ/883C	OP-32AZ/883C
DAC1508A-8Q	DAC-1408-8Q	MUX-24BQ	MUX-24FQ	OP-32FZ	OP-32EZ
DAS1128	AD1341	MUX-16AT	MUX-16ET	OP-50BY	OP-50AY
DAS1150	None	MUX-16BT	MUX-16FT		OP-50AY/883C
DAS1151 XA20	None	OP-01HJ	OP-01J	OSC-1754	OSC-1758
DAS1155	None	OP-01HZ	OP-01HP	PKD-01BY	PKD-01AY
DAS1156	None		OP-02AJ	PKD-01BY/883C	PKD-01AY/883
DRC1605/06	Consult ADI	OP-02BJ/883C	OP-02AJ/883C	PM-111Y	PM-111J
DRC1705/1706	Consult ADI	OP-02EJ	OP-07DJ	PM-11Y/883C	PM-111J/883C
DRC1765/66	AD2S65/66	OP-02EP	OP-177GP	PM-139AY	PM-139AY/883
DSC1605/06	Consult ADI	OP-02EZ	OP-177GZ	PM-156AZ	PM-156AZ/8830
DSC1705/1706	Consult ADI	OP-02J	OP-02AJ	PM-157J	PM-175J/883C
DSC1765/66	AD2S65/66	OP-02/883C	OP-02AZ/883C	PM-157J/883C	PM-157AJ/8830
DTM1716/17	AD2S65/66	OP-04DY	OP-04CY	PM-208AJ	PM-108AJ/8830
HAS-0802	HAS1202A	OP-04GBC	OP-04NBC	PM-208AZ	PM-108AZ
HAS-1002	HAS1202A	OP-04Y/883C	OP-04AY/883C	PM-308AZ	PM-1008GZ
HAS-1202	HAS1202A	OP-05Z	OP-05AZ	PM-308J	PM-1008G
HDD-1015	AD9712A	OP-05/883C	OP-05AZ/883C	PM-4136RC	OP-11ARC/883
HDD-1409	None	OP-06BJ/883C	OP-06AJ/883C	PM-562AV	PM-562HV
HDG-0805	AD9701	OP-06EZ	OP-06GZ	PM-562BV	PM-562HV
HDH-0802	AD9713B	OP-06FZ	OP-06GZ	PM-562FV	PM-562HV
HDH-1003	AD9713B	OP-08AJ	PM-1008AJ	PM-562GV	PM-562HV
HDH-1205	AD9713B	OP-08AJ/883C	PM-1008AJ/883C	PM-741J	OP-02AJ
	ADV453/ADV478	OP-08AZ/883C	PM-1008AZ/883C	RAC1763	None
HDL-3806	ADV453/ADV478	OP-08CZ/883C	PM-1008AZ/883C	RDC1602/03	RDC1702/03
HDM-1210	AD668/AD9713B	OP-08EI	PM-1008EJ	RDC1700	Consult ADI
HDS-0810E	AD9712B	OP-08EZ	PM-1008EZ	RDC1702	Consult ADI
	AD9713B	OP-09ARC/883C	OP-11ARC/883C	RDC1704	Consult ADI
HDS-1015E	AD9712B	OP-09FY	OP-09EY	RDC1711	None
	AD9713B		OP-12AZ	RDC1721	AD2S46

	Closest				Closest
	Recommended				Recommended
Model	Equivalent	Model	Equivalent	Model	Equivalent
RDC1725	Consult ADI	2B35	None	280	281
RDC1726	Consult ADI	2S20	AD2S80A/82A	282J	292A
RDC1728	Consult ADI	5S70/5S72	AD2S75	283J	292A
RDC1767	Consult ADI	9S70/71/72	None	287	None
RDC1768	Consult ADI	9875/76/79	None	288	AD210
RSCT1621	AD2S80A/82A	41 41 1000 9900	AD515A	301	310 (Module)
RTI-1200	RTI-711 Series	42 COO Tales	AD549	302	310 (Module)
RTI-1201	RTI-711 Series	43	AD549	sonable collis Subs	AD549
RTI-1202	RTI-711 Series	44	AD845	350	None
RTM Series	Consult ADI	45	AD744	424	AD534
SAC1763	None	46	AD844	427	
BCD1752/53/56/57		47 28 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		428	
CDX1623	None	10	A D015		AD538 None
SCM1677	None	48	A D011		434
SDC1602/3/4	Consult ADI		AD844		AD734
SDC1602/3/4 SDC1700		51 [H] Sampley	A D 707	440	AD/34 442
SDC1700 SDC1702	Consult ADI	102	AD845		AD652
SDC1702	Consult ADI	102			None
SDC1703		106	AD711		AD537
		107		456	
	None Vishmod				460
DC1721 DC1725	AD2S46 Consult ADI	110			
DC1723	Consult ADI	120		602J10	AD524
		120			AD524
	50000 X 127 X	141	Account to the second s		AD524
DC1767	Consult ADI	143	170-15		
SDC1768	Consult ADI	143			AD524
ERDEX	μMAC-5000	148	AD382	606	
SHA-1A	AD585	148 149	AD549	610	
SHA-2A	AD781	AND THE RESERVE OF THE PARTY OF	AD844		759
HA-3	AD585	153			od 3 904 amanogmo
HA-4	AD585	161			200 905 T bedom M
HA-5	None	163			905 (grid
HA-6	AD1154	165 170 1-19 00 181			921
SHA1114	AD585	2.0	None	908	921 De sidelier
HA-1134	None	180		909 334393	
SMP-10BY	SMP-10AY	183	AD707 CIA to a	CHARLES TANDERS THERE	
MP-10BY/883C	SMP-10AY/883C	184	AD707		VAI 927 TW . 815/150
SPA-1695	None	220			None None
SSCT1621	AD2S80A/82A	230			None
SCT1622/23	None	231		933	
TM Series	Consult ADI	232			None
W-01BQ	SW-01FQ	234 A mgal-TB	233	942	
W-7510AQ	SW-7510EQ	235 (201-1/12	233 areada soci SQ	944	
W-7510BQ	SW-7510FQ	260	AD707	946 mA Ismon	
W-7511AQ	SW-1577BQ	261		948 ACC La	947
THC-Family	HTC-0300A	7 272 CA and goi		951/ noiseur	None
THS-Family	HTC-0300A	273 ACV 096	None Mone	952	970
TSL1612	Consult ADI	274J 1815-144	284J	956	None
S10/20	AD2S80A/82A	275	AD210	959	960
S14/24/44/64/74	AD2S83	276	None	971	921
S60/61	AD2S80A/82A	279	286J	972	974

 $^4\mathrm{PCXY/AT}$, PSG and Micro Channel are trademarks of International Business Muchines Corp. alon.

MULTIBUS is a reskepped of Intel Corporation.

Volume I: All othe 975 also Devices p 879 ucts

Technical Publications

Analog Devices provides a wide array of FREE technical publications. These include Data Sheets, Catalogs, Application Notes and Guides and four serial publications: Analog Productlog, a digest of new-production information; DSPatch™, a newsletter about digital signal-processing (applications); Analog Briefings®, current information about products for military/avionics and the status of reliability at ADI; and Analog Dialogue, our technical magazine, with in-depth discussions of products, technologies and applications.

In addition to the free publications, a group of technical reference books are available at reasonable cost. Subsystem products are supported with hardware, software, and user documentation, at prices related to content.

Brief descriptions of typical publications appear below. For copies of any items, to subscribe to any of our free serials or to request any other publications, please get in touch with the nearest sales office or the Analog Devices literature center; phone (617) 461-392, fax (617) 821-4273.

DATABOOKS AND CATALOGS

Data Acquisition Products Reference Manuals. Contain selection guides, data sheets and other useful information about all Analog Devices ICs, hybrids, modules and subsystem components recommended for new designs. The current series consists of:

AMPLIFIER REFERENCE MANUAL—1992. Data sheets and selection guides to Operational Amplifiers, Comparators, Instrumentation Amplifiers, Isolation Amplifiers, Mixed-Signal ASICs, Power Supplies. (Available FREE)

SPECIAL LINEAR REFERENCE MANUAL—1992. Data sheets and selection guides to Analog Multipliers/Dividers, Signal Compression Components, RMS-to-DC Converters, Mass Storage Components, ATE Components, Special Function Components, Matched Transistors, Temperature Sensors, Signal Conditioning Components, Automotive Components, Digital Signal Processing Products, Mixed-Signal ASICs, Power Supplies. (Available FREE)

DATA CONVERTER REFERENCE MANUAL—1992: Volumes 1 and 2. Data sheets and selection guides on A/D and D/A Converters, V/F and F/V Converters, Synchro/Resolver-to-Digital Converters, Sample/Track-Hold Amplifiers, Switches and Multiplexers, Voltage References, Data-Acquisition Subsystems, Analog I/O Ports, Communications Products, Bus Interface and I/O Products, Application-Specific ICs, Digital Panel Meters, Power Supplies. (Available FREE)

AUDIO/VIDEO REFERENCE MANUAL—1992. Data sheets and selection guides on Operational Amplifiers, Audio A/D and D/A Converters, Video A/D and D/A Converters, Special Function Audio Products, Special Function Video Products, and Digital Signal Processing Products, plus 42 Application Notes.

MILITARY PRODUCTS DATABOOK—1990 (in two volumes). Information and data on products available with processing in accordance with MIL-STD-883.

Volume 2: PMI Division products—including Class S Volume 1: All other Analog Devices products

DATA-ACQUISITION AND CONTROL CATALOG—1990. Tutorial and Configuration Guide, with Product Reference and

Index. Bus-Compatible I/O Boards for: IBM PS/2,* IBM PC/XT/AT,* STD Bus, VMEbus, MULTIBUS.† Distributed I/O Subsystems—fixed-function front ends, programmable units, and distributed control systems. Modular Signal Conditioners—analog and digitizing. Analog Signal-Conditioning Panels—isolated and nonisolated. Digital Subsystems—16- and 24/32-channel. Software—DOS drivers and applications packages.

POWER SUPPLIES‡—Linear Supplies•DC-DC Converters. 12-page Short-Form Catalog listing AC/DC Power Supplies, Modular DC/DC Converters, Power-Supply Test Procedures, Transients, Thermal Derating, Mechanical Outlines of Packages and Sockets.

APPLICATION NOTES Available individually upon request: **A/D Converters**

"AD671 12-Bit, 2-MHz ADC Digitizes CCD Outputs for Imaging Applications" [E1455]

"AD7672 Converter Delivers 12-Bit 200-kHz Sampling Systems" [E1313]

"Asynchronous Clock Interfacing with the AD7878" [E1334]

"Bipolar Operations with the AD7572" [E1010]

"Evaluation Board for the AD7701/AD7703 Sigma-Delta A/D Converters" [E1483]

"FIFO Operation and Boundary Conditions in the AD1332 and AD1334" [E1355]

"How to Obtain the Best Performance from the AD7572" [E1038]

"Implement Infinite Sample-and-Hold Circuits Using Analog Input/Output Ports" [E1359]

"Simple Circuit Provides Ratiometric Reference Levels for AD782X Family of Half-Flash ADCs" [E1412]

"Simultaneous and Independent Sampling of Analog Signals with the AD1334" [E1358]

"The AD7574 Analog-to-Microprocessor Interface" [E694] "Using Multiple AD1334s in Many-Channel Synchronous Sampling Applications" [E1435]

Amplifiers

"A Balanced-Input High-Level Amplifier" [AN-112]

"Active Feedback Improves Amplifier Phase Accuracy"
[AN-107]"AD9617/AD9618 Current-Feedback Amplifier Macro-Models" [E1460]

"An IC Amplifier User's Guide to Decoupling, Grounding, and Making Things Go Right for a Change" [AN-202]

"An Ultralow-Noise Preamplifier" [AN-136]

"An Unbalanced Virtual-Ground Summing Amplifier" [AN-113] "Applications of High-Performance BiFET Op Amps" [E727] "JFET-Input Amps Are Unrivalled for Speed and Accuracy"

[AN-108]

"Low-Cost Two-Chip Voltage-Controlled Amplifier and Video Switch" (AD539) [E957]

"Using the AD9610 Transimpedance Amplifier" [E1097] "Video VCAs and Keyers Using the AD843 and AD811"

"Video VCAs and Keyers Using the AD843 and AD811' [AN-216]

Analog Briefings is a registered trademark of Analog Devices, Inc. DSPatch is a trademark of Analog Devices, Inc.

Word-Slice is a registered trademark of Analog Devices, Inc.
*PC/XT/AT, PS/2 and Micro Channel are trademarks of International Business Machines Corporation.

†MULTIBUS is a trademark of Intel Corporation.

‡This publication is available in North America only.

Analog Signal-Processing and Measurement

"A Function Generator and Linearization Circuit Using the AD7569" [E1369]

"Precision Surface Measurements Using the AD2S58" [E1486] "RMS-to-DC Converters Ease Measurement Tasks" [E1519]

"Understanding and Applying the AD7341/AD7371 Switched-Capacitor Filters" [E1373]

"Using the AD834 in DC to 500-MHz Applications: RMS-to-DC Conversion, Voltage-Controlled Amplifiers, and Video Switches" [AN-212]

"Video VCAs and Keyers Using the AD843 and AD811" [AN-216]

Audio

"A Balanced Mute Circuit for Audio Mixing Consoles"
[AN-122]

"A Constant-Power 'Pan' Control Circuit for Microphone Audio Mixing" [AN-123]

"A High-Performance Compandor for Wireless Audio Systems" [AN-133]

"An Automatic Microphone Mixer" [AN-134]

"A Two-Channel Dynamic Filter Noise Reduction System" [AN-125]

"High Performance Stereo Routing Switcher" [AN-121]
"Interfacing Two 16-Bit AD1856 (AD1851) Audio DACs with
the Philips SAA7220 Digital Filter" [AN-207]

D/A Converters

"AD7528 Dual 8-Bit CMOS DAC" [E757]

"Analog Panning Circuits Provide Almost Constant Output Power" [AN-206]

"Circuit Applications of the AD7226 Quad CMOS DAC" [E873]
"Dynamic Performance of CMOS DACs in Modem Applications" [E1172]

"8th Order Programmable Low-Pass Filter Using Dual 12-Bit DACs" [AN-209]

"Exploring the AD667 12-Bit Analog Output Port" [E875]

"Gain Error and Tempco of CMOS Multiplying DACs" [E630C] "Generate 4 Channels of Analog Output Using AD7542 12-Bit D/A Converters and Control the Lot with Only Two Wires" [E909]

"Interfacing the AD7549 Dual 12-Bit DAC to the MCS-48 and MCS-51 Microcomputer Families" [E941]

"Replacing the AD1145 with the AD7846" [E1467]

"Simple Interface Between D/A Converter and Microcomputer Leads to Programmable Sine-Wave Oscillator" (AD7542) [E889]

"The AD7224 DAC Provides Programmable Voltages Over Varying Ranges" [E910]

"Three-Phase Sine-Wave Generation Using the AD7226 Quad DAC" [E924]

"Understanding and Preventing Latchup in CMOS DACs" [AN-109]

"Voltage Adjustment Applications of the DAC-8800 TrimDAC™, an Octal 8-Bit D/A Converter" [AN-142]

Digital Signal-Processing

"Considerations for Selecting a DSP Processor" (ADSP-2100A vs. TMS320C25) [E1306]

"Considerations for Selecting a DSP Processor" (ADSP-2101 vs. TMS320C50) [AN-233]

"Considerations for Selecting a DSP Processor" (ADSP-2111 vs. DSP56000) [AN-231]

"Digital Control System Design with the ADSP-2100 Family" [AN-227]

"Implement a Cache Memory in Your Word-Slice® System" [E1062]

"Sharing the Output Bus of the ADSP-1401 Microprogram Sequencer" [E1059]

"Using Digitally Programmable Delay Generators" [E1518a]
"Variable-Width Bit Reversing with the ADSP-1410 Address
Generator" [E1061]

Disk-Drive Electronics

"Microstepping Drive Circuits for Single Supply Systems" [E1229A]

"Simple DAC-Based Circuit Implements Constant Linear Velocity (CLV) Motor Speed Control" [E1236]

Modeling

"AD9617/AD9618 Current-Feedback Amplifier Macro-Models" [E1460]

"OP-42 Advanced SPICE Macro-Model" [AN-117]

"OP-64 Advanced SPICE Macro-Model" [AN-110] "OP-260 Advanced SPICE Macro-Model" [AN-126]

"OP-400 SPICE Macro-Model" [AN-120] "OP-470 SPICE Macro-Model" [AN-132]

"SPICE-Compatible Op Amp Macro-Models" [AN-138]

Practice

"An IC Amplifier User's Guide to Decoupling, Grounding, and Making Things Go Right for a Change" [AN-202]

"How to Reliably Protect CMOS Circuits Against Power-Supply Overranging" [C1499]

Resolver (Synchro) to Digital Conversion

"Circuit Applications of the 2S81 and 2S80 Resolver-to-Digital Converters" [E1140]

"Dynamic Characteristics of Tracking Converters" [E1141]
"Dynamic Resolution-Switching on the 1S74 Resolver-toDigital Converter" [E919]

"Using the 2S80 Series Resolver-to-Digital Converters with Synchros: Solid-State Scott-T Circuit" [E1361]

"Why the Velocity Output of the 1S74 and 1S64 Series R/D Converters is Continuous and Step-Free Down to Zero Speed" [E893]

Sample-Holds

"Applications of the SMP-04 and the SMP-08/SMP-18 Quadand Octal Sample-and-Hold Amplifiers" [AN-204] "Applying IC Sample-Hold Amplifiers" [E931]

"Generate 4 Channels of Analog Output Using AD7542 12-Bit D/A Converters and Control It All with Only Two Wires"

"Implement Infinite Sample-and-Hold Circuits Using Analog Input/Output Ports" [E1359]

Switches and Multiplexers

"ADG201A/202A and ADG221/222 Performance with Reduced Power Supplies" [E1052]

"Bandwidth, OFF Isolation, and Crosstalk Performance of the ADG5XXAA Multiplexer Series" [E1340]

"R_{ON} Modulation in CMOS Switches and Multiplexers; What it Is and How to Predict its Effect on Signal Distortion" [E1470]

Temperature Measurement

"A Cost-Effective Approach to Thermocouple Interfacing in Industrial Systems" [E730] 16

"Use of the AD590 Temperature Sensor in a Remote Sensing Application" [E920]

V/F Converters

"Analog-to-Digital Conversion Using Voltage-to-Frequency Converters" [E994A]

"Operation and Applications of the AD654 IC V-to-F Converter" [E923]

"Using the AD650 Voltage-to-Frequency Converter as a Frequency-to-Voltage Converter" [E1539]

Video Applications

"Animation Using the Pixel Read Mask Register of the ADV47X Series of Video RAM-DACs" [E1316]

"Changing Your VGA Design from a 171/176 to an ADV471" [E1260]

"Design and Layout of a Video Graphics System for Reduced EMI" [E1309]

"Improved PCB Layouts for Video RAM-DACs Can Use Either PLCC or DIP Package Types" [E1225]

"Low Cost Two-Chip Voltage-Controlled Amplifier and Video Switch." (AD539) [AN-213]

"Video Formats & Required Load Terminations." [AN-205]

FREE APPLICATION GUIDES

1992 Short Form Designers' Guide. A 142-page summary of Analog Devices products, including data converters, amplifiers, transducers, audio/video components, voltage references, switches and multiplexers, data-acquisition subsystems—and components for analog and digital signal processing, audio/video, disk drives, automotive electronics, ATE, and communications. It features new-product descriptions, specifications, and block diagrams—and provides selection guides, selection trees, and characteristics tables, plus a comprehensive index to all products.

Analog CMOS Switches and Multiplexers. A 16-page short form guide to high-speed CMOS switches, CMOS switches with dielectric isolation and CMOS multiplexers. Also included are reliability data and information on single-supply operation.

Applications Guide for Isolation Amplifiers and Signal Conditioners. A 20-page guide to specifications and applications of galvanically isolated amplifiers and signal conditioners for industrial, instrumentation and medical applications.

CMOS DAC Application Guide 3rd Edition by Phil Burton (1989—64 pages). Introduction to CMOS DACs, Inside CMOS DACs, Basic Application Circuits in Current-Steering Mode, Single-Supply Operation Using Voltage-Switching Mode, The Logic Interface, Applications.

Digital Signal Processing—a 20-page brochure outlining the Analog Devices approach to DSP, mixed-signal processing and signal computing. Includes philosophies, fixed- and floating-point architectures, products, benchmarks, applications, tools (hardware, software, and third-party), support—and migration paths to the future.

ESD Prevention Manual—Protecting ICs from electrostatic discharges. Thirty pages of information that will assist the reader in implementing an appropriate and effective program to ensure protection against electrostatic discharge (ESD) failures.

High-Speed Data Conversion. A 24-page short-form guide to video and other high-speed A/D and D/A converters and accessories, in forms ranging from monolithic ICs to card-level products.

High-Speed Op Amp Selection Guide. A 4-page quick-reference chart outlining specs and characteristics of high-speed op amps, further subdivided into precision, low-noise, FET-input, transimpedance, general-purpose and buffer classifications. Includes a worldwide sales directory.

Instrumentation Amplifier Application Guide, by Charles Kitchin and Lew Counts. Its 44 pages include basic instrumentation-amplifier ("in-amp") theory, design considerations, applications, specifications, and products—plus a brief bibliography and two indexes (by topic and by device model number).

Multiple Digital-to-Analog Converter Integrated Circuits Selection Guide. A 32-page guide for the designer who wants to save space and cost in applications calling for from two to eight or more DACs and resolutions from 6 to 18 bits. Devices include triple 6-, 8-, and 10-bit video DACs, dual 18-bit audio DACs, 8-bit octuples, and 12- and 14-bit quads.

Resolver-to-Digital Converter Selection Chart. A 40-page collection of accuracy and speed data for use in the design of systems combining Analog Devices monolithic integrated-circuit RDCs with a variety of resolvers. Topics include single- and multi-speed resolvers, speed-accuracy charts, resolver charts for nine different manufacturers, and definitions of terms.

RMS-to-DC Conversion Application Guide 2nd Edition by C. Kitchin and L. Counts (1986—61 pages). RMS-DC Conversion: Theory, Basic Design Considerations; RMS Application Circuits; Testing Critical Parameters; Input Buffer Amplifier Requirements; Programs for Computing Errors, Ripple and Settling Time.

Sampling Analog-to-Digital Converter Integrated Circuits—1992 Short-Form Selection Guide. Its 28 pages cover 35 different models with resolutions from 8 to 16 bits, and 12-bit resolution up to 20 MSPS. Besides block diagrams and key specs of each product, the booklet includes a detailed discussion of selection issues and a selection table sorted by resolution and speed.

Signal Computing. A 16-page brochure describing the present and future of product designs that require synchronous, real-time execution of complex mathematical signal-processing algorithms. In it, chipsets (e.g., a DSP teamed with appropriate analog ports) provide the hardware platform; and prepackaged third-party software, written by experts in a variety of fields (but modified to meet the needs of individual designs) provides the problem-solving configuration. So (for example) the same processor can be used as a PC-based sound coprocessor, or an embedded audio processor in digital TVs, or a host processor in digital cellular telephones. Some illustrations are provided, using Analog Devices products.

Surface Mount IC.* A 28-page guide to ICs in SO and PLCC packages. Products include op amps, rms-to-dc converters, DACs, ADCs, VFCs, sample-holds and CMOS switches.

DIGITAL SIGNAL PROCESSING MANUALS

Available at no charge for single copies; write on letterhead.

ADSP-2101/ADSP-2102 USER'S MANUAL—Architecture.
[Fixed-point processor] Introduction; Computational Units;
Data Moves, Program Control; Timer; Serial Ports; System
Interface; Memory Interface; Instruction Set Overview; Appendixes; Index. 190 pages.

*This publication is available in North America only.

ADSP-2111 USER'S MANUAL—Architecture. [Fixed-point processor] Introduction; Computational Units; Data Moves; Program Control; Timer; Host Interface Port; Serial Ports; System Interface; Memory Interface; Instruction Set Overview; Appendixes; Index. 218 pages.

ADSP-21020 USER'S MANUAL. [Floating-point processor] Introduction; Computational Units; Program Sequencing; Data Addressing; Timer; Memory Interface; Instruction Summary; Assembly Programmer's Tutorial; Hardware System Configuration; Appendixes; Index. 394 pages.

TECHNICAL REFERENCE BOOKS

Can be purchased from Analog Devices, Inc., at the prices shown. If more than one book is ordered, deduct a discount of \$1.00 from the price of each book. Price of the entire set of 10 books is \$177.00—a bargain for your department's library (in effect, the Amplifier Applications and High-Speed books come free). VISA and MasterCard are welcome; phone (617) 461-3392 or fax (617) 821-4273. Or send your check for the indicated amount to Analog Devices, Inc., P.O. Box 9106, Norwood, MA 02062-9106.

NEW-AMPLIFIER APPLICATIONS GUIDE, by the Applications Engineering Staff of Analog Devices and edited by Walt Kester, published by Analog Devices (1992). 648 pages of timely and practical information on amplifiers—including operational, audio, instrumentation, video, and log amps. Topics include: Introduction; Precision transducer interfaces; Highimpedance, low current; Single-supply, low-power; Audio; Filtering, Driving ADCs; Video and other high-speed applications; Nonlinear circuit applications; Unusual applications; Subtleties; Hardware techniques; Simulation; and a complete Index. \$20.00

ANALOG-DIGITAL CONVERSION HANDBOOK: Third Edition, by the Engineering Staff of Analog Devices, edited by Daniel H. Sheingold. Englewood Cliffs, NJ: Prentice Hall (1986). A comprehensive guide to A/D and D/A converters and their applications. This third edition of our classic is in hard-cover and has more than 700 pages, an Index, a Bibliography, and much new material, including: video-speed, synchroresolver, V/F, high-resolution, and logarithmic converters, ICs for DSP, and a "Guide for the Troubled." Seven of its 22 chapters are totally new.

DIGITAL SIGNAL-PROCESSING APPLICATIONS USING THE ADSP-2100 FAMILY, by the Applications Staff of Analog Devices, DSP Division; edited by Amy Mar (628 pages). Englewood Cliffs NJ: Prentice Hall (1990). Bridge the gap between DSP algorithms and their real-world implementation on state-of-the-art signal processors. Each chapter tackles a specific application topic, briefly describing the algorithm and discussing its implementation on the ADSP-2100 family of DSP chips. Comprehensive source-code listings are complete with comments and accompanied by explanatory text. Programs are listed on a pair of supplementary diskettes-furnished with the book. Application areas include fixed- and floating-point arithmetic, function approximation, digital filters, one- and twodimensional FFTs, image processing, graphics, LP speech coding, PCM, ADPCM, high-speed modem algorithms, DTMF coding, sonar beamforming. Additional topics include memory interface, multiprocessing, and host interface. The book can serve as a companion to Digital Signal Processing in VLSI. Now in paperback; its price includes a diskette.

NEW PRICE-\$30.00

DIGITAL SIGNAL PROCESSING IN VLSI, by Richard J. Higgins. Englewood Cliffs NJ: Prentice Hall (1990). An introductory 614-page guide for the engineer and scientist who needs to understand and use DSP algorithms and special-purpose DSP hardware ICs—and the software tools developed to carry them out efficiently. Real-World Signal Processing; Sampled Signals and Systems; The DFT and the FFT Algorithm; Digital Filters; The Bridge to VLSI; Real DSP Hardware; Software Development for the DSP System; DSP Applications; plus Bibliography and Index. \$38.00

DIGITAL SIGNAL PROCESSING LABORATORY Using the ADSP-2101 Microcomputer, by Vinay K. Ingle and John G. Proakis (Northeastern University). Englewood Cliffs NJ: Prentice Hall (1991). Contents: Introduction to the ADSP-2100/2101 family; ADSP-2101 instruction set overview; Overview of development tools; Getting started with the ADSP-2101; Laboratory experiments using the ADSP-2101; FIR filter implementation; IIR filter implementation; Fast Fourier transform implementation; Applications in communications; Adaptive filters and their applications; References; Index. \$24.00

HIGH-SPEED DESIGN SEMINAR, published by Analog Devices (1990). A 496-page guide to the practical application of high-speed semiconductor devices in processing of analog signals. Topics include: data conversion, digital video applications, high-speed sample-holds and operational amplifiers, nonlinear signal processors (including log amps), comparators and pin electronics, time-delay generators, phase-locked loops, direct digital synthesis, computer graphics and RAMDACs, and high-speed techniques. \$20.00

MIXED-SIGNAL DESIGN SEMINAR, published by Analog Devices (1991). Contents: Introduction to mixed-signal processing of real-world signals and signal conditioning; Linear and nonlinear analog signal processing; Fundamentals of sampled-data systems; ADCs for DSP applications; DACs for DSP applications; Sigma-delta ADCs and DACs; Digital signal-processing techniques; DSP hardware; Interfacing ADCs and DACs to digital signal processors; Mixed-signal processors; Mixed-signal processing applications; Mixed-signal circuit techniques; Index. \$22.00

NONLINEAR CIRCUITS HANDBOOK: Designing with Analog Function Modules and ICs, by the Engineering Staff of Analog Devices, edited by Daniel H. Sheingold. Norwood MA: Analog Devices, Inc. (1974). A 540-page guide to multiplying and dividing, squaring and rooting, rms-to-dc conversion, and multifunction devices. Principles, circuitry, performance, specifications, testing, and application of these devices—contains 325 illustrations. \$5.95

SYNCHRO & RESOLVER CONVERSION, edited by Geoff Boyes. Norwood, MA; Analog Devices, Inc. (1980). Principles and practice of interfacing synchros, resolvers, and Inductosyns* to digital and analog circuitry.

TRANSDUCER INTERFACING HANDBOOK: A Guide to Analog Signal Conditioning, edited by Daniel H. Sheingold. Norwood MA: Analog Devices, Inc. (1980). A book for the electronic engineer who must interface transducers for temperature, pressure, force, level, or flow to electronics, these 260 pages tell how transducers work—as circuit elements—and how to connect them to electronic circuits for effective processing of their signals.

*Inductosyn is a registered trademark of Farrand Industries, Inc.

16

Worldwide Sales Directory

North American Sales Offices and Representatives

Alabama: *404-263-3719, 205-534-0044 Alaska: *206-575-6344, *714-641-9391

Arizona: 602-949-0048 Arkansas: *214-231-5094

California: *714-641-9391, *408-559-2037

Colorado: 303-443-5337

Connecticut: *516-366-0765, *617-329-4700

Delaware: *215-643-7790 Florida: *407-660-8444

Georgia: *404-263-3719, 404-263-0320

Hawaii: *714-641-9391

Idaho: 303-443-5337, *206-575-6344

Illinois: *708-519-1777 Indiana: *708-519-1777 lowa: *708-519-1777 Kansas: 913-829-2800 Kentucky: 205-534-0044 Louisiana: *214-231-5094 Maine: *617-329-4700

Maryland: *410-992-1995 Massachusetts: *617-329-4700

Michigan: 313-489-1500, *313-348-5795

Minnesota: *708-519-1777

Mississippi: *404-263-3719, 205-534-0044 Missouri: 314-521-2044, 913-829-2800 Montana: 801-466-9336, *714-641-9391

Nebraska: 913-829-2800 Nevada: *408-559-2037, *714-641-9391

New Hampshire: *617-329-4700 New Jersey: *516-366-0765 (north), *215-

643-7790 (south)

New Mexico: 505-828-1300 New York: *315-682-5571, *516-366-0765

(metro), 716-425-9100 (upstate) North Carolina: *404-263-3719, 919-460-7771

North Dakota: 708-519-1777 Ohio: 216-247-0060, 614-792-5171 Oklahoma: *214-231-5094

Oregon: *206-575-6344

Pennsylvania: *215-643-7790 (east), 412-

745-8441 (west)

Rhode Island: *617-329-4700 South Carolina: 919-460-7771

Tennessee: *404-263-3719 404-263-0320

(east), 404-534-0044 (west) Texas: *214-231-5094 Utah: 801-466-9336 Vermont: *617-329-4700 Virginia: *410-992-1995

Washington: *206-575-6344 West Virginia: 412-745-8441 Wisconsin: *708-519-1777 Wyoming: 801-466-9336

Puerto Rico: *407-660-8444, 809-753-8905 Canada: 416-821-7800, 613-564-0014, 514-697-0801, 604-465-6892

Mexico: *617-329-4700

North American Distributors

Alabama: Alliance 505-292-3360; Allied 205-721-3500; Bell 205-837-1074; Hall-Mark 205-837-8700; Pioneer 205-837-9300

Arizona: Alliance 505-292-3360; Allied 602-437-9080; Bell 602-966-7800; Hall-Mark 602-437-1200; Wyle 602-437-2088

California: Alliance 505-292-3360; Allied 415-770-0590, 818-882-6981, 213-373-8828, 714-727-3010, 916-632-3104, 619-279-2550, 415-952-9599: Bell 310-826-6778, 916-652-0414, 408-734-8570, 818-879-9494, 714-895-7801, 619-268-1277; Hall-Mark 818-773-4500, 714-727-6000, 619-268-1201, 408-432-4000, 916-624-9781; Pioneer 800-535-1430, 213-320-4820, 619-434-4107, 408-954-9100: Semi-Dice 310-594-4631 714-952-2216, 408-980-9777, 800-325-6030 (in CA), 800-626-4411, 800-345-6633 (outside CA, MA): Wyle 714-863-9953, 818-880-9000, 800-288-9953, 916-638-5282, 800-627-9953, 408-727-2500. 619-565-9171

Colorado: Alliance 505-292-3360; Allied 303-790-1664; Bell 303-691-9010; Hall-Mark 303-790-1662; Wyle 303-457-9953

Connecticut: Alliance 617-756-1910; Allied 203-272-7730; Bell. 203-269-6801; Hall-Mark 203-271-2844; Pioneer 203-929-5600

Florida: Alliance 505-292-3360: Allied 305-978-3008, 904-346-0761, 407-831-3331, 813-541-4660; Bell 407-339-0078; Chip Supply 407-298-7100: Hall-Mark 407-830-5855, 305-971-9280. 813-541-7440; Pioneer 407-834-9090, 305-428-

Georgia: Alliance 505-292-3360; Allied 404-497-9544; Bell 404-662-0923; Hall-Mark 404-623-4400; Pioneer 404-623-1003

Illinois: Alliance 505-292-3360: Allied 708-918-0250, 708-535-0038, 708-860-0007; Bell 708-640-1910, 217-328-1077; Hall-Mark 708-860-3800; Newark 312-784-5100; Pioneer 708-495-

Indiana: Alliance 505-292-3360; Allied 317-875-0448: Bell 317-875-8200, 219-423-3422: Hall-Mark 317-872-8875; Pioneer 317-573-0880 lowa: Alliance 505-292-3360; Allied 515-223-6488; Bell 319-395-0730

Kansas: Alliance 505-292-3360; Allied 913-599-6227: Hall-Mark 913-888-4747

Kentucky: Alliance 505-292-3360: Allied 502-452-2293; Bell 800-582-7492, 800-445-8795 Louisiana: Alliance 505-292-3360: Allied 504-

Maryland: Alliance 505-292-3360; Allied 301-381-1560; Bell 410-290-5100; Hall-Mark 301-988-9800: Pioneer 301-921-0660

Massachusetts: Alliance 617-729-5800, 617-756-1910; Allied 508-667-7921, 617-255-0361; Bell 508-474-8880; Hall-Mark 508-667-0902, 508-935-9777: Pioneer 617-861-9200:

Semi-Dice 508-238-8344; Wyle 617-272-7300 Michigan: Alliance 505-292-3360; Allied 313-462-0190, 616-949-8200; Bell 800-582-7492, 313-347-6633; Hall-Mark 313-416-5800; Pioneer 616-698-1800, 313-525-1800

Minnesota: Alliance 505-292-3360; Allied 612-881-0838: Bell 612-941-1493: Hall-Mark 612-881-2600; Pioneer 612-944-3355

Missouri: Alliance 505-292-3360; Allied 314-291-7031; Bell 314-647-2355; Hall-Mark 314-291-5350; Pioneer 314-542-3077

Nebraska: Alliance 505-292-3360; Allied 402-697-0038

New Hampshire: Alliance 617-756-1910; Allied Utah: Alliance 505-292-3360; Allied 801-261-603-883-3006

New Jersey: Alliance 505-292-3360; Allied 201-428-3350, 609-234-7769; Bell 201-227-6060; Hall-Mark 609-235-1900, 201-515-3000; Pioneer 201-575-3510

New Mexico: Alliance 505-292-3360; Bell 505-292-2700

New York: Alliance 617-756-1910; Allied 516-248-2360, 908-572-9600, 914-452-1470, 716-425-3850: Hall-Mark 716-425-3300, 516-737-0600: Pioneer 716-381-7070, 516-921-8700, Semi-Dice 516-234-7676

North Carolina: Alliance 505-292-3360: Allied 919-876-5845; Bell 919-821-4041; Hall-Mark 919-872-0712; Pioneer 919-544-5400, 704-527-8188, 919-460-1530

Ohio: Alliance 505-292-3360; Allied 513-771-

6990, 216-248-4200, 614-785-1270; Bell 800-348-4619, 513-435-8660, 513-434-8231; Hall-Mark 216-349-4632, 614-888-3313; Pioneer 216-587-3600, 513-236-9900, 614-221-0043 Oklahoma: Alliance 505-292-3360; Allied 918-664-0844; Hall-Mark 918-254-6110; Pioneer 918-665-7840

Oregon: Alliance 505-292-3360; Allied 503-245-4225; Bell 503-644-1500; Wyle 503-643-7900 Pennsylvania: Alliance 505-292-3360; Allied 717-975-3570, 412-367-4124; Bell 215-953-2800, 800-525-6666; Hall-Mark 215-355-7300; Pioneer 215-674-4000, 412-782-2300

South Carolina: Alliance 505-292-3360; Allied 803-288-8835; Bell 800-322-7908

Tennessee: Alliance 505-292-3360; Allied 901-367-2895: Bell 615-367-4400

Texas: Alliance 505-292-3360; Allied 817-595-3500, 512-389-3771, 214-553-4370, 214-570-5196, 915-779-6294, 713-446-8005, 713-455-3993; Bell 214-690-0466; Hall-Mark 214-343-5000, 512-258-8848, 214-553-4300, 713-781-6100; Pioneer 512-835-4000, 214-386-7300, 713-495-4700, 512-377-3440; Wyle 512-345-8853, 214-235-9953, 713-879-9953, 800-888-

5244; Bell 801-255-9611; Hall-Mark 801-973-4737; Wyle 801-974-9953

Vermont: Alliance 617-756-1910; Allied 603-883-3006

Virginia: Alliance 505-292-3360; Allied 804-363-8862, 703-644-9515

Washington: Alliance 505-292-3360: Allied 206-547-2827; Bell 206-867-5410, 213-826-6778; Hall-Mark 206-547-0415; Wyle 206-881-1150

Wisconsin: Alliance 505-292-3360; Allied 414-796-1280; Bell 414-547-8879; Hall-Mark 414-797-7844; Pioneer 414-784-3480

Canada: Future 514-694-7710, 613-820-8313, 416-638-4771, 604-294-1166, 403-436-2858, 416-612-9200; Zentronics 403-482-3038, 604-273-5575, 403-295-8838, 416-564-8600, 613-226-8840, 418-654-1077, 204-694-1957, 514-737-9700, 416-798-7710, 416-564-9600

^{*}Analog Devices, Inc., Direct Sales Offices

Product Index

Alphanumeric by Model Number	
Model Pag	e† Model Page†
AC1226	
AC2626	-5 AD503
*AD2S34	CI AD504
*AD2S44	CI AD506
*AD2S46	CI AD507
*AD2S47	CI AD509 A 2–41
*AD2S65	CI AD510
*AD2S66	CI AD515
*AD2S75	CI AD515A
*AD2S80A	CI AD517
*AD2S81A	CI AD518
*AD2S82A	CI AD521
*AD2S83	CI AD522
*AD2S90	CI AD524
*AD2S93	CI AD526 A 4–39
*AD2S99	CI AD532
*AD2S100	CI AD533
*AD2S110	CI AD534
*AD28msp01	
*AD28msp02	
AD101	
AD201	D AD538 SL 2–23
AD202	
AD203SN	19 AD542 A 2–57
AD204	
*AD206	
AD208	
AD210	
AD230	
*AD231	CI AD548
*AD231A	CI AD557
*AD232A	CI AD558
*AD233	CI AD561
*AD233A	CI AD562
*AD234	AD563
*AD235	CI AD565A
*AD236	CI AD566A
*AD237	I AD567
*AD238	CI AD568
*AD239	CI AD569
*AD241	CI AD570
AD301	
AD346	
AD363	II AD573
AD364	II AD574A C II
AD365	–9 AD575
AD380	31 AD578
AD389	II AD579
AD390	CI AD580
AD394	
AD395	C I AD582

^{*}New product.

†A = Amplifier Reference Manual; AV = Audio/Video Reference Manual; C I = Data Converter Reference Manual, Volume I; C II = Data Converter Reference Manual, Volume II; D = Data Sheet; ; SL = Special Linear Reference Manual.

Model	Page† Mod	del	age†
AD583	C II *AD6	0680	CII
AD584	C II *AD6	0682	CII
AD585	C II AD6	0684	CII
AD586	C II *AD6	0688	CII
AD587			
AD588		0693	
AD589		0694	
AD590			
AD592			
AD594/595			
AD596/597			
AD598			
*AD600		[10] 가게 되는 10 [10] 가스타마 그 마리 전 10 [10] [10] [10] [10] [10] [10] [10] [2-177
*AD602			2-189
*AD606			
AD611			11 4 5
*AD621			
AD624			
AD625			
*AD626			
AD630		0743	-217
AD632	SL 2-43 AD7	0744	-229
*AD633	AV, SL 2-47 *AD7	0745	-241
AD636		0746	-253
AD637		0766	200
AD639		767	
AD640			
AD642			
AD644			C.A. A. S.
AD645			
AD647			
AD650			
AD651			
AD652			
AD654			27 (0.00)
*AD660			
AD664		0800	7-19
AD667		0802	7-19
AD668	CI *AD8	0805	7-23
*AD669		0810	2-277
AD670		and the second of the second o	-281
AD671	3.171.140		-295
AD673			-299
AD674A			-299
*AD674B			2-301
*AD675			-309
*AD676			-321
AD678			227
AD679			
11120/7	ADo	οτι	-555

^{*}New product.

†A = Amplifier Reference Manual; AV = Audio/Video Reference Manual; C I = Data Converter Reference Manual, Volume I; C II = Data Converter Reference Manual, Volume II; D = Data Sheet; ; SL = Special Linear Reference Manual.

Model Page†	Model Page†
AD842	
AD843 AV, A 2–351	AD2006
AD844	
AD845	
AD846	
AD847	
AD848	AD2700
AD849	AD2701
*AD880	
AD890 SL 5-7 AD891 SL 5-9	
AD891	AD5200 Series
AD892 SL 5–11	
*AD896	
*AD897 SL 5–27	
*AD899 SL 5–29	
AD1139	
AD1154	
AD1170	AD7110
AD1175	AD7111
AD1315	AD7118
*AD1317	AD7224
*AD1320	AD7225
AD1321	
AD1322	AD7228
*AD1324	
AD1334	*AD7233
*AD1341	AD7237
AD1362	TELT II
AD1376	*AD7242
AD1377	
AD1380	
*AD1382	
*AD1385	
AD1403/1403A	
*AD1671	*AD7248A
*AD1674	
*AD1849	
*AD1851	AD7371
AD1856	AD7501
AD1860	AD7502
*AD1861	AD7503
*AD1862	
*AD1864	
*AD1865	
*AD1866	
*AD1868	
*AD1876	
*AD1878	
*AD1879 AV, C II *AD1885 AV	
"AD1003	AD7523

^{*}New product.

† A = Amplifier Reference Manual; AV = Audio/Video Reference Manual; C I = Data Converter Reference Manual, Volume I; C II = Data Converter Reference Manual, Volume II; D = Data Sheet; ; SL = Special Linear Reference Manual.

Model	Page†	Model	Page†
AD7524	C I	*AD7775 .	 C II
AD7525	D	*AD7776 .	 C II
AD7528	C I	*AD7777 .	 C II
AD7530	D	*AD7778 .	 C II
AD7531	D	AD7820 .	 C II
AD7533	C I	AD7821 .	 C II
AD7534	C I	AD7824 .	 C II
AD7535	C I	AD7828 .	 C II
AD7536		*AD7837	
AD7537	C I	AD7840	
AD7538		AD7845 .	
AD7541		AD7846	
AD7541A		*AD7847	
AD7542		AD7848	
AD7543	C I	*AD7868 .	C II
AD7545		*AD7869	 C II
AD7545A	C I	AD7870 .	C II
AD7546		AD7871 .	C II
AD7547		AD7872 .	 C II
AD7548		*AD7874 .	 C II
AD7549			
*AD7564		*AD7876 .	 C II
*AD7568		AD7878 .	 C II
AD7569		*AD7880 .	 C II
AD7572	C II	*AD7884 .	 C II
*AD7572A	C II	*AD7885 .	 C II
AD7574	C II	*AD7886 .	 C II
AD7575	C II	*AD7890 .	 C II
AD7576	D	*AD7891	 C II
AD7578	C II		
AD7579	C II	*AD7893 .	 C II
AD7580	C II		
AD7581			
AD7582			
*AD7586			
AD7590DI			
AD7591DI			
AD7592DI			
AD7628			
AD7669			
AD7672			
*AD7701			
*AD7703			
*AD7710			
*AD7711			
*AD7712			
*AD7713			
AD7716 (AD79024)			
AD7769			
(AD7772			The second secon
*AD7774		110000000000000000000000000000000000000	
AD///4	C II	AD9101	 D

^{*}New product.

†A = Amplifier Reference Manual; AV = Audio/Video Reference Manual; C I = Data Converter Reference Manual, Volume I; C II = Data Converter Reference Manual, Volume II; D = Data Sheet; ; SL = Special Linear Reference Manual.

AD-9300	Model	Page†	Model	Page†
AD9500	AD9300	AV, C II	*ADC-912A	
ADS502				
AD9502			ADC1140	
ADS905			ADC1143	D 1585-1405
AD9610			AD DAC-08	D.D.S.P. 1830
AD9611			AD DAC71	d/DSP-2100
AD9617				
AD9618				
*AD9620				
AD9636				
AD9686			*ADDS-21XX-SOFTWARE	Q.DSP-2106
AD9696				
AD9698				
AD9701			*ADDS-21XX-ICE	DSP-21maps
*AD9712B				
*AD9712B	AD9712	2051-0.CI	*ADDS-21XXX-EZ	DVDSP-3123A
AD9713				
*AD9720 C I ADG202A C II *AD9721 C I ADG211A C II AD9768 C I ADG212A C II AD9901 C I ADG212 C II AD9901 C I ADG221 C II *AD9950 C I ADG222 C II *AD9950 C I ADG222 C II *AD22001 SL 11-5 *ADG408 C II *AD22002 SL 11-5 *ADG409 C II *AD22030 SL 11-6 *ADG411 C II *AD22050 SL 11-6 *ADG411 C II *AD22050 SL 11-6 *ADG412 C II *AD22050 SL 11-7 *ADG441 C II *AD22050 SL 11-7 *ADG442 C II *AD22100 SL 11-7 *ADG444 C II *AD22100 SL 11-7 *ADG442 C II *AD22100 SL 11-8 *ADG442 C II *AD22100 SL 11-8 *ADG445 C II *AD22180 SL 11-8 *ADG445 C II *AD22180 SL 11-8 *ADG445 C II *AD22180 SL 11-8 ADG445 C II *AD75004 C I ADG506A C II *AD75004 C I ADG506A C II *AD75009 C I ADG506A C II *AD75062 A 4-107 ADG506A C II *AD75069 C I ADG507A C II *AD75069 C I ADG507A C II *AD75099 C I ADG506A C II *AD75099 C I ADG506A C II *AD75099 C I ADG529A C II *AD75090 C I ADG529A C II *AD75099 C I ADG529A C II *AD75090 C I ADG529A C II			ADG201A	
*AD9721 C.I ADG211A C.II AD9768 C.I ADG212A C.II AD9901 C.I ADG222 C.II *AD2950 C.I ADG222 C.II *AD22001 SL 11-5 *ADG408 C.II *AD22002 SL 11-5 *ADG409 C.II *AD22030 SL 11-6 *ADG411 C.II *AD22050 SL 11-6 *ADG411 C.II *AD22055 S.II-17 *ADG412 C.II *AD22100 SL 11-7 *ADG412 C.II *AD22100 SL 11-7 *ADG414 C.II *AD22100 SL 11-7 *ADG414 C.II *AD22100 SL 11-8 *ADG445 C.II *AD22180 SL 11-8 *ADG445 C.II *AD22180 SL 11-8 *ADG445 C.II *AD22180 SL 11-8 *ADG445 C.II *AD22181 SL 11-9 ADG506A C.II *AD75004 C.I ADG507A C.II *AD75009 C.I ADG507A C.II *AD75068 A 4-107 ADG509A C.II *AD75069 C.I ADG507A C.II *AD75069 C.I ADG507A C.II *AD75069 C.I ADG507A C.II *AD75069 C.I ADG507A C.II *AD75069 C.I ADG508A C.II *AD75099 C.I ADG508A C.II *AD75099 C.I ADG527A C.II *AD75099 C.II ADG527A C.II *AD75090 C.II *AD75090 C.II ADS7-1000A D.D *ADC-10 C.II ADS7-1010A D.D *ADC-10 C.II ADS	*AD9713B	D	ADG201HS	
AD9768	*AD9720		ADG202A	
AD9901	*AD9721		ADG211A	
*AD29950 C I ADG222 C II *AD22001 SL 11-5 *AD6408 C II *AD22002 SL 11-5 *AD6408 C II *AD22030 SL 11-6 *AD6411 C II *AD22050 SL 11-6 *AD6412 C II *AD22050 SL 11-6 *AD6412 C II *AD22050 SL 11-7 *AD6412 C II *AD22150 SL 11-7 *AD6442 C II *AD22150 SL 11-7 *AD6442 C II *AD22150 SL 11-8 *AD6444 C II *AD22150 SL 11-8 *AD6445 C II *AD22181 SL 11-8 *AD6445 C II *AD22181 SL 11-8 AD6456 C II *AD22181 SL 11-9 AD6506A C II *AD75004 C I AD6507A C II *AD75004 C II AD6508A C II *AD75019 C II AD6508A C II *AD75068 A 4-107 AD6509A C II *AD75068 A 4-107 AD6509A C II *AD75068 A 4-107 AD6526A C II *AD75090 C I AD6527A C II *AD75090 C I AD6528A C II *AD79024 (AD7716) C II AD OP-07 A 2-467 AD96687 A 3-21 AD OP-37 A 2-481 AD ADC71 C II ADSP-1008A D D AD ADC80 C II ADSP-1008A D D AD ADC80 C II ADSP-1008A D D AD ADC85 C II ADSP-1010B D D AD ADC85 C II ADSP-1010B D D AD ADC85 C II ADSP-1010B D D AD ADC80 C II ADSP-1010B D D AD ADC80 C II ADSP-1010A D D ADC-908 D D ADSP-1024A D D ADC-908 D ADSP-1024A D D	AD9768	C I	ADG212A	
*AD22001	AD9901	C I	ADG221	
*AD22002 SL 11–5 *ADG409 C II *AD22030 SL 11–6 *ADG411 C II *AD22050 SL 11–7 *ADG412 C II *AD22055 SL 11–7 *ADG411 C II *AD22100 SL 11–7 *ADG441 C II *AD22100 SL 11–7 *ADG442 C II *AD22180 SL 11–8 *ADG444 C II *AD22180 SL 11–8 *ADG444 C II *AD22180 SL 11–8 *ADG445 C II *AD22181 SL 11–9 ADG506A C II *AD75004 C I ADG507A C II *AD75005 A 4–107 ADG509A C II *AD75062 A 4–107 ADG509A C II *AD75068 A 4–107 ADG509A C II *AD75068 A 4–107 ADG526A C II *AD75089 C I ADG527A C II *AD75090 C I ADG529A C II *AD75090 C I ADG529A C II *AD75090 C I ADG529A C II *AD79024 (AD7716) C II AD OP-07 A 2–467 AD96685 A 3–21 AD OP-27 A 2–473 AD96687 A 3–21 AD OP-37 A 2–473 AD96687 A 3–21 AD OP-37 A 2–473 AD ADC72 C II ADSP-1008A D AD ADC80 C II ADSP-1009A D AD ADC80 C II ADSP-1010A D AD ADC85 C II ADG529A D ADC-910 C II ADSP-1010A D ADC-910 C II ADSP-1010A D ADC-910 C II ADSP-1012A D D AD ADC80 D ADSP-1012A D D AD ADC80 D ADSP-1012A D D AD ADC-910 C II ADSP-1016A D ADC-910	*AD9950	C I	ADG222	C II
*AD22030	*AD22001	SL 11-5	*ADG408	.0.017-45.C II
*AD22050	*AD22002	SL 11-5	*ADG409	C II
*AD22055			*ADG411	C II
*AD22100 SL 11-7 *ADG442 C II *AD22150 SL 11-8 *ADG444 C II *AD22180 SL 11-8 *ADG444 C II *AD22181 SL 11-9 ADG506A C II AD75004 C I ADG507A C II *AD75019 C II ADG508A C II *AD75062 A 4-107 ADG509A C II *AD75068 A 4-107 ADG526A C II *AD75089 C I ADG527A C II *AD75089 C I ADG527A C II *AD75089 C I ADG528A C II *AD75090 C I ADG528A C II *AD79024 (AD7716) C II AD OP-07 A 2-467 AD96685 A 3-21 AD OP-27 A 2-473 AD96687 A 3-21 AD OP-37 A 2-481 AD ADC71 C II ADSP-1008A D D AD ADC80 C II ADSP-1010B D AD ADC80 AD ADC80 C II ADSP-1010B D AD ADC-908 D ADSP-1024A D D				
*AD22150 SL 11-8 *ADG444 C II *AD22180 SL 11-8 *ADG445 C II *AD22181 SL 11-9 ADG506A C II AD75004 C I ADG507A C II *AD75019 C II ADG508A C II *AD75062 A 4-107 ADG509A C II *AD75068 A 4-107 ADG526A C II *AD75069 C I ADG527A C II *AD75090 C I ADG528A C II *AD75090 C I ADG528A C II *AD75090 C I ADG528A C II *AD79024 (AD7716) C II AD OP-07 A 2-467 AD96685 A 3-21 AD OP-27 A 2-473 AD96687 A 3-21 AD OP-27 A 2-473 AD96687 A 3-21 AD OP-37 A 2-481 AD ADC71 C II ADSP-1008A D AD ADC80 C II ADSP-1010B D AD ADC-908 D ADSP-1024A D D ADC-910 C II ADSP-1080A				
*AD22180 SL 11-8 *ADG445 C II *AD22181 SL 11-9 ADG506A C II AD75004 C I ADG507A C II *AD75004 C II ADG508A C II *AD75019 C II ADG508A C II *AD75062 A 4-107 ADG509A C II *AD75068 A 4-107 ADG526A C II *AD75069 C I ADG527A C II *AD75089 C I ADG528A C II *AD75090 C I ADG529A C II *AD75090 C I ADG529A C II *AD75090 C I ADG529A C II *AD760685 A 3-21 AD OP-27 A 2-467 AD96687 A 3-21 AD OP-37 A 2-473 AD ADC71 C II ADSP-1008A D AD ADC80 C II ADG80 C II ADSP-1010A D AD ADC80 C II ADSP-1010B D AD ADC908 D ADSP-1012A D ADC-908 D ADSP-10124A D D ADC-908 D ADSP-10124A D D ADC-908 D ADSP-10124A D D ADC-908 D ADSP-10104A D D ADSP-10104A D D ADC-908 D ADSP-10104A D D ADSP-10104A D D ADC-908 D ADSP-10104A D D ADSP-10104A D D ADSP-10104A D D ADC-908 D ADSP-10104A D D D ADSP-10104A D D ADSP-10104A D D ADSP-10104A D D D D ADSP-10104A D D		The state of the s		
*AD22181 SL 11-9 ADG506A C II AD75004 C I ADG507A C II *AD75019 C II ADG508A C II *AD75062 A 4-107 ADG509A C II *AD75068 A 4-107 ADG526A C II *AD75069 C I ADG527A C II *AD75089 C I ADG528A C II *AD75090 C I ADG528A C II *AD75090 C I ADG529A C II *AD79024 (AD7716) C II AD OP-07 A 2-467 AD96685 A 3-21 AD OP-37 A 2-473 AD96687 A 3-21 AD OP-37 A 2-481 AD ADC71 C II ADSP-1008A D AD ADC72 C II ADSP-1009A D AD ADC84 C II ADSP-1010B D AD ADC85 C II ADSP-1010B D AD ADC85 C II ADSP-1010B D AD ADC86 D ADSP-1012A D AD ADC80 C II ADSP-1010B D AD ADC-908 D ADSP-10124A D ADC-908 D ADSP-10124A D ADC-908 D ADSP-1024A D ADC-910 C II ADSP-1080A				
AD75004 C I ADG507A C II *AD75019 C II ADG508A C II *AD75062 A 4-107 ADG509A C II *AD75068 A 4-107 ADG526A C II *AD75069 C I ADG527A C II *AD75089 C I ADG528A C II *AD75090 C I ADG529A C II *AD79024 (AD7716) C II AD OP-07 A 2-467 AD96685 A 3-21 AD OP-27 A 2-473 AD ADC687 A 3-21 AD OP-37 A 2-481 AD ADC72 C II ADSP-1008A D AD ADC80 C II ADSP-1009A D AD ADC84 C II ADSP-1010A D AD ADC85 C II ADSP-1010B D AD ADC85 C II ADSP-1010A D ADC-908 D ADSP-1024A D ADC-908 D ADSP-1024A D ADC-910 C II ADSP-1080A D				
*AD75019 C II ADG508A C II *AD75062 A 4-107 ADG509A C II *AD75068 A 4-107 ADG526A C II *AD75069 C I ADG527A C II *AD75069 C I ADG527A C II *AD75090 C I ADG528A C II *AD75090 C I ADG528A C II *AD75090 C II AD 0P-07 A 2-467 *AD96685 A 3-21 AD 0P-27 A 2-467 *AD96685 A 3-21 AD 0P-27 A 2-473 *AD96687 A 3-21 AD 0P-37 A 2-481 *AD ADC71 C II ADSP-1008A D AD ADC72 C II ADSP-1010A D AD ADC84 C II ADSP-1010A D AD ADC85 C II ADSP-1010B D AD ADC85 C II ADSP-1010B D AD ADC85 C II ADSP-1010B D AD ADC85 C II ADSP-1010A D AD ADC85 C II ADSP-1010A D ADC-170 D ADC-170 C II ADSP-1010A D ADC-170 D ADSP-1024A D D ADC-170 C II ADSP-1024A D D ADC-1000 C II ADSP-1024A D D D D D ADC-1000 C II ADSP-1024A D D D D D D D D D D D D D D D D D D D				
*AD75062				
*AD75068				
*AD75069 C I ADG527A C II *AD75089 C I ADG528A C II *AD75090 C I ADG529A C II *AD75090 C I ADG529A C II *AD79024 (AD7716) C II AD OP-07 A 2-467 AD96685 A 3-21 AD OP-27 A 2-473 AD96687 A 3-21 AD OP-37 A 2-481 AD ADC71 C II ADSP-1008A D AD ADC72 C II ADSP-1009A D AD ADC80 C II ADSP-1010A D AD ADC80 C II ADSP-1010A D AD ADC85 C II ADSP-1010B D AD ADC85 C II ADSP-1010B D AD ADC85 C II ADSP-1010B D AD ADC80 D ADC-170 C II ADSP-1016A D D ADC-908 D ADSP-1024A D D ADC-908 D ADSP-1024A D D ADC-908 D ADSP-1024A D D ADC-910 C II ADSP-1080A D D				
*AD75089 C I ADG528A C II *AD75090 C I ADG529A C II *AD79024 (AD7716) C II AD OP-07 A 2-467 AD96685 A 3-21 AD OP-27 A 2-473 AD96687 A 3-21 AD OP-37 A 2-481 AD ADC71 C II ADSP-1008A D AD ADC72 C II ADSP-1009A D AD ADC80 C II ADSP-1010A D AD ADC84 C II ADSP-1010B D AD ADC85 C II ADSP-1010B D AD ADC85 C II ADSP-1010B D AD ADC85 C II ADSP-1010B D AD ADC80 C II ADSP-1010B D AD ADC85 C II ADSP-1010B D AD ADC85 C II ADSP-1010B D AD ADC80 C II ADSP-1010B D ADC908 D ADSP-1012A D ADC-908 D ADSP-10124A D ADC-908 D ADSP-10124A D ADC-908 D ADSP-10124A D D ADC-910 C II ADSP-1010BA D D D D D ADSP-1010BA D D D D ADSP-1010BA D D D D D ADSP-1010BA D D D D D D D D D D D D D D D D D D D				
*AD75090 C I ADG529A C II *AD79024 (AD7716) C II AD OP-07 A 2-467 AD96685 A 3-21 AD OP-27 A 2-473 AD96687 A 3-21 AD OP-37 A 2-481 AD ADC71 C II ADSP-1008A D AD ADC72 C II ADSP-1009A D AD ADC80 C II ADSP-1010A D AD ADC84 C II ADSP-1010B D AD ADC85 C II ADSP-1010B D AD ADC85 C II ADSP-1012A D AD ADC-170 C II ADSP-1016A D ADC-908 D ADSP-1016A D ADC-908 D ADSP-1024A D ADC-910 C II ADSP-1024A D				
*AD79024 (AD7716) C II AD OP-07 A 2-467 AD96685 A 3-21 AD OP-27 A 2-473 AD96687 A 3-21 AD OP-37 A 2-481 AD ADC71 C II ADSP-1008A D AD ADC72 C II ADSP-1009A D AD ADC80 C II ADSP-1010A D AD ADC84 C II ADSP-1010B D AD ADC85 C II ADSP-1012A D AD ADC85 C II ADSP-1012A D ADC-170 C II ADSP-1016A D ADC-908 D ADSP-1016A D ADC-908 D ADSP-1024A D ADC-910 C II ADSP-1024A D				
AD96685 A 3-21 AD OP-27 A 2-473 AD96687 A 3-21 AD OP-37 A 2-481 AD ADC71 C II ADSP-1008A D AD ADC72 C II ADSP-1009A D AD ADC80 C II ADSP-1010A D AD ADC84 C II ADSP-1010B D AD ADC85 C II ADSP-1012A D ADC-170 C II ADSP-1016A D ADC-908 D ADSP-1024A D ADC-910 C II ADSP-1080A D				
AD96687 A 3-21 AD OP-37 A 2-481 AD ADC71 C II ADSP-1008A D AD ADC72 C II ADSP-1009A D AD ADC80 C II ADSP-1010A D AD ADC84 C II ADSP-1010B D AD ADC85 C II ADSP-1012A D *ADC-170 C II ADSP-1016A D ADC-908 D ADSP-1024A D ADC-910 C II ADSP-1080A D				
AD ADC71 C II ADSP-1008A D AD ADC72 C II ADSP-1009A D AD ADC80 C II ADSP-1010A D AD ADC84 C II ADSP-1010B D AD ADC85 C II ADSP-1012A D *ADC-170 C II ADSP-1016A D ADC-908 D ADSP-1024A D ADC-910 C II ADSP-1080A D				
AD ADC72 C II ADSP-1009A D AD ADC80 C II ADSP-1010A D AD ADC84 C II ADSP-1010B D AD ADC85 C II ADSP-1012A D *ADC-170 C II ADSP-1016A D ADC-908 D ADSP-1024A D ADC-910 C II ADSP-1080A D				
AD ADC80 C II ADSP-1010A D AD ADC84 C II ADSP-1010B D AD ADC85 C II ADSP-1012A D *ADC-170 C II ADSP-1016A D ADC-908 D ADSP-1024A D ADC-910 C II ADSP-1080A D				The second second second
AD ADC84 C II ADSP-1010B D AD ADC85 C II ADSP-1012A D *ADC-170 C II ADSP-1016A D ADC-908 D ADSP-1024A D ADC-910 C II ADSP-1080A D				
AD ADC85 C II ADSP-1012A D *ADC-170 C II ADSP-1016A D ADC-908 D ADSP-1024A D ADC-910 C II ADSP-1080A D				
*ADC-170				
ADC-908 D ADSP-1024A D ADC-910 C II ADSP-1080A D		A STATE OF THE PARTY OF		
ADC-910				
	ADC-912	D		

^{*}New product.

†A = Amplifier Reference Manual; AV = Audio/Video Reference Manual; C I = Data Converter Reference Manual, Volume I; C II = Data Converter Reference Manual, Volume II; D = Data Sheet; ; SL = Special Linear Reference Manual.

Model	Page†	-Model Page†	
ADSP-1101	D	CAV-1210	
ADSP-1110A	D	CMP-01	
ADSP-1401	D	C/MP-02	
ADSP-1402	D	CMP-04	
ADSP-1410	D	CMP-05	
ADSP-2100	. AV, D	CMP-08	
ADSP-2100A	SL 12-2	CMP-404	
ADSP-2101		DAC-QS	
ADSP-2102 AV, C I,	SL 12-2	DAC-QZ D	
*ADSP-2105	SL 12-2	DAC-01	
*ADSP-2106	SL 12-2	DAC-02/03	
*ADSP-2111	SL-12-2	DAC-05	
*ADSP-2112	SL 12-2	DAC-06	
*ADSP-21msp50	SL 12-2	DAC-08	
*ADSP-21msp51	SL 12-2	DAC-10	
ADSP-3128A	D	DAC-12QS	
ADSP-3201	D	*DAC-16	
ADSP-3202	D. D	DAC-20	
ADSP-3210	D	DAC71/72 (see AD DAC71/72)	
ADSP-3211	D	DAC80 (see AD DAC80)	
ADSP-3212	D	DAC85 (see AD DAC85)	
ADSP-3220		DAC-86	
ADSP-3221	D	DAC87 (see AD DAC87)	
ADSP-3222		DAC-88	
*ADSP-21010		DAC-89	
*ADSP-21020		DAC-100	
*ADV101		DAC-210	
ADV453	and the second second	DAC-312	
ADV471	THE RESERVE THE PROPERTY OF THE PERSON NAMED IN COLUMN TWO IN COLUMN TO THE PERSON NAMED IN COLU	DAC-888	
*ADV473		DAC1136	
ADV476		DAC1138	
*ADV477	Carried Months	DAC1146	
ADV478		DAC-1508A	
*ADV7120	and the second harmonic	DAC-8012	
*ADV7121	Water Contract	DAC-8043	
*ADV7122	The second second	DAC-8143	
*ADV7141		DAC-8212	
*ADV7146		DAC-8221	
*ADV7148		DAC-8222	
*ADV7150	Charles & British	DAC-8228	
*ADV7151		DAC-8229 C I	
*ADV7152	CI	DAC-8248	
ADVFC32		DAC-8408	
*ADXL02	SL 11-9	DAC-8412	
*ADXL50	L 11-10	*DAC-8413	
AMP-01	A 4-115	*DAC-8420	
(AMP-02	A 4-137	DAC-8426 C I	
AMP-03	A 4-149	DAC-8800	
*AMP-04		DAC-8840	
(AMP-05		*DAC-8841	
ASICs		DAS1152 C II	
BUF-03	A 2-489	DAS1153	

^{*}New product.

†A = Amplifier Reference Manual; AV = Audio/Video Reference Manual; C I = Data Converter Reference Manual, Volume I; C II = Data Converter Reference Manual, Volume II; D = Data Sheet; ; SL = Special Linear Reference Manual.

DASI157 C. II OP-65 OP-65 OP-10 DASI158 C. II OP-70 A-2-737 DASI159 C. II OP-80 A-2-727 DRC1746 C. I OP-90 A-2-737 DRC1746 C. I OP-97 A-2-731 DRC1746 C. I OP-97 A-2-731 DRC1746 C. I OP-97 A-2-731 DRC1746 D. II D. II D. II D. II DRC1746 D. II D. II DRC1747 D. II D. II DRC1748 D.	Model Page†	Model Page†
DASILIS	DAS1157	OP-65
DASI159		
DRC1746		OP-80
HDS-1240E	DRC1745	OP-90
HDS-1250	DRC1746	OP-97
HOS-060	HDS-1240E	OP-111
HOS-060	HDS-1250 D	*OP-113
HTC-0300A	HOS-050A	OP-147 D
HTS-0010		
HTS-0025 A D *OP-176 A 2-789 *IPA1764 C I OP-177 A 2-791 JM38510/1130/1130/2 D D OP-200 A 2-803 LIU-01 C I OP-207 A 2-813 MAT-01 SL 8-5 *OP-213 A 2-761 MAT-02 SL 8-11 OP-215 A 2-819 MAT-03 SL 8-23 OP-220 A 2-835 MUX-08 AV SL 8-33 OP-221 A 2-843 MUX-08 C II OP-227 A 2-843 MUX-16 C II OP-249 AV, A 2-853 MUX-28 C II OP-209 A 2-893 MUX-28 D OP-271 A 2-893 MUX-28 A 2-919 OP-272 A 2-893 OP-06 A 2-593 *OP-282 A 2-927 OP-07 A 2-593 *OP-295 A 2-939 OP-09 <td>HTC-0300A D</td> <td>*OP-160</td>	HTC-0300A D	*OP-160
*IPA1764	HTS-0010 D	OP-166
JM38510/11301/11302		*OP-176
LTU-01 C I OP-207 / OP-207 A 2-813 MAT-01 SL 8-1 OP-215 A 2-761 MAT-02 SL 8-23 OP-220 A 2-819 MAT-03 SL 8-23 OP-220 A 2-827 MAT-04 AV, SL 8-33 OP-221 A 2-843 MUX-08 C II OP-277 A 2-843 MUX-16 A C II OP-249 AV, A 2-855 MUX-24 C II OP-260 AY, A 2-855 MUX-28 C II OP-270 A 2-893 MUX-88 D OP-271 AV, A 2-909 OP-01 A 2-497 *OP-285 A 2-909 OP-02 A 2-503 *OP-282 A 2-927 OP-04 A 2-511 *OP-285 A 2-939 OP-05 A 2-519 *OP-295 A 2-939 OP-06 A 2-519 *OP-295 A 2-953 OP-07 A 2-533 *OP-295 A 2-953 OP-08 D OP-400 A 2-553 OP-09 A 2-547 *OP-413 A 2-953 OP-20 <td< td=""><td></td><td></td></td<>		
MAT-01 ISL 8-5 *OP-213 A 2-761 MAT-02 SL 8-11 OP-215 A 2-819 MAT-03 SL 8-23 OP-220 A 2-827 MAT-04 AV, SL 8-33 OP-221 A 2-835 MUX-08 C II OP-227 A 2-843 MUX-16 C III OP-249 AV, A 2-855 MUX-24 C I OP-260 AV A 2-873 MUX-28 C III OP-270 A 2-893 MUX-28 C III OP-271 AV, A 2-909 OP-01 A 2-497 *OP-252 AV, A 2-919 OP-02 A 2-503 *OP-282 A 2-927 OP-04 A 2-511 *OP-285 A 2-939 OP-05 A 2-511 *OP-285 A 2-939 OP-06 A 2-529 *OP-295 A 2-943 OP-07 A 2-537 *OP-295 A 2-953 OP-08 D D D OP-400 A 2-975 OP-09 A 2-547 *OP-413 A 2-976 OP-10 A 2-555		
MAT-02 SL 8-11 OP-215 A 2-819 MAT-03 SL 8-23 OP-220 A 2-827 MAT-04 AV, SL 8-33 OP-221 A 2-835 MUX-08 C II OP-227 A 2-843 MUX-16 C III OP-227 A 2-843 MUX-24 C I II OP-266 A V, A 2-873 MUX-28 C III OP-270 A 2-893 MUX-88 D D OP-271 AV, A 2-909 OP-01 A 2-497 OP-275 AV, A 2-919 OP-02 A 2-503 *OP-285 A 2-919 OP-04 A 2-511 *OP-285 A 2-927 OP-04 A 2-511 *OP-290 A 2-943 OP-06 A 2-519 *OP-290 A 2-953 OP-07 A 2-537 *OP-295 A 2-953 OP-09 A 2-519 *OP-295 A 2-953 OP-09 A 2-547 *OP-297 A 2-953 OP-10 A 2-557 *OP-297 A 2-953 OP-11 A 2-557 <th< td=""><td></td><td></td></th<>		
MAT-03 SL 8-23 OP-220 A 2-827 MAT-04 AV, SL 8-33 OP-221 A 2-835 MUX-08 C III OP-277 A 2-843 MUX-16 C III OP-249 AV, A 2-855 MUX-24 C I I OP-260 AY, A 2-873 MUX-28 C III OP-270 A 2-893 MUX-88 D OP-271 AV, A 2-909 OP-01 A 2-497 *OP-275 AV, A 2-909 OP-02 A 2-503 *OP-285 A 2-927 OP-04 A 2-511 *OP-285 A 2-939 OP-05 A 2-519 OP-295 A 2-939 OP-06 A 2-519 *OP-297 A 2-939 OP-07 A 2-537 *OP-297 A 2-959 OP-09 A 2-537 *OP-297 A 2-959 OP-09 A 2-547 *OP-413 A 2-975 OP-11 A 2-557 *OP-400 A 2-987 OP-11 A 2-557 *OP-401 A 2-959 OP-29 A 2-547 *OP-411		
MAT-04 AV, SL 8-33 OP-221 A 2-835 MUX-08 C II OP-249 A2-843 MUX-16 AC III OP-249 AV, A 2-855 MUX-24 C II OP-260 AV, A 2-873 MUX-28 C II OP-270 A 2-893 MUX-88 D OP-271 AV, A 2-909 OP-01 A 2-497 *OP-275 AV, A 2-919 OP-02 A 2-503 *OP-282 A 2-917 OP-04 A 2-511 *OP-285 A 2-939 OP-05 A 2-511 *OP-285 A 2-939 OP-06 A 2-529 *OP-295 A 2-953 OP-07 A 2-537 *OP-297 A 2-953 OP-09 A 2-537 *OP-297 A 2-959 OP-09 A 2-537 *OP-297 A 2-959 OP-10 A 2-537 *OP-297 A 2-959 OP-10 A 2-547 *OP-413 A 2-761 OP-11 A 2-547 *OP-413 A 2-761 OP-12 A 2-557 *OP-420 A 2-937 OP-13 A 2-511 *OP-470 <t< td=""><td></td><td></td></t<>		
MUX-08 C II OP-227 A 2-843 MUX-16 C II OP-249 AV, A 2-855 MUX-24 C I OP-260 AV, A 2-873 MUX-28 C II OP-270 A 2-893 MUX-88 D OP-271 AV, A 2-909 OP-01 A 2-497 *OP-275 AV, A 2-919 OP-02 A 2-503 *OP-285 A 2-917 OP-04 A 2-511 *OP-285 A 2-939 OP-05 A 2-519 OP-290 A 2-943 OP-06 A 2-529 *OP-297 A 2-953 OP-07 A 2-537 *OP-297 A 2-953 OP-08 D D OP-400 A 2-975 OP-09 A 2-547 *OP-413 A 2-976 OP-10 A 2-557 *OP-413 A 2-976 OP-11 A 2-547 *OP-413 A 2-976 OP-12 A 2-547 *OP-413 A 2-976 OP-13 A 2-571 *OP-467 A 2-993 OP-14 A 2-571 *OP-490 A 2-		
MUX-16 C II OP-249 AV, A 2-855 MUX-24 C I OP-260 AV, A 2-873 MUX-28 C II OP-270 A 2-893 MUX-88 D D OP-271 AV, A 2-909 OP-01 A 2-497 *OP-275 AV, A 2-919 OP-02 A 2-513 *OP-282 A 2-939 OP-04 A 2-511 *OP-285 A 2-939 OP-05 A 2-519 OP-290 A 2-943 OP-06 A 2-519 *OP-299 A 2-943 OP-07 A 2-537 *OP-297 A 2-953 OP-08 D D OP-400 A 2-975 OP-09 A 2-547 *OP-413 A 2-976 OP-10 A 2-557 *OP-401 A 2-987 OP-11 A 2-557 *OP-402 A 2-987 OP-12 A 2-557 *OP-413 A 2-976 OP-11 A 2-547 *OP-413 A 2-971 OP-12 A 2-557 *OP-421 A 2-999 OP-14 A 2-571 *OP-471 <th< td=""><td></td><td></td></th<>		
MUX-24 C I OP-260 AV, A 2-873 MUX-28 C II OP-270 A 2-893 MUX-88 D D P-271 AV, A 2-909 OP-01 A 2-497 *OP-275 AV, A 2-919 OP-02 A 2-503 *OP-282 A 2-917 OP-04 A 2-511 *OP-285 A 2-939 OP-05 A 2-511 *OP-285 A 2-939 OP-06 A 2-519 *OP-290 A 2-943 OP-07 A 2-537 *OP-297 A 2-953 OP-08 D D P-400 A 2-975 OP-09 A 2-547 *OP-413 A 2-761 OP-10 A 2-557 *OP-420 A 2-987 OP-11 A 2-557 *OP-421 A 2-987 OP-12 A 2-557 *OP-467 A 2-998 OP-13 A 2-571 *OP-467 A 2-999 OP-14 A 2-571 *OP-471 AV, A 2-1021 OP-15 A 2-571 *OP-482 A 2-927 OP-16 A 2-571 *OP-497		그리고 말하고 있다고 있는데 요요? 이 가고 있는데 가지 않아 하지만 하지만 하고 있다. 그리고 하는데 하는데 사람들이 되었다.
MUX-28 C II OP-270 A 2-893 MUX-88 D OP-271 AV, A 2-909 OP-01 A 2-497 *OP-275 AV, A 2-919 OP-02 A 2-503 *OP-282 A, 2-927 OP-04 A 2-511 *OP-285 A 2-939 OP-05 A 2-519 OP-290 A 2-943 OP-06 A 2-529 *OP-295 A 2-953 OP-07 A 2-537 *OP-297 A 2-959 OP-08 D OP-400 A 2-975 OP-10 A 2-547 *OP-413 A 2-975 OP-11 A 2-555 OP-420 A 2-987 OP-11 A 2-547 *OP-413 A 2-987 OP-11 A 2-547 *OP-413 A 2-987 OP-12 A 2-547 *OP-467 A 2-993 OP-12 A 2-567 *OP-467 A 2-993 OP-13 A 2-571 OP-470 A 2-1005 OP-14 A 2-571 *OP-497 A 2-927 OP-17 A 2-671 *OP-497 A 2-		
MUX-88 D OP-271 AV, A 2-909 OP-01 A 2-497 *OP-275 AV, A 2-919 OP-02 A 2-503 *OP-282 A 2-927 OP-04 A 2-511 *OP-285 A 2-939 OP-05 A 2-519 OP-290 A 2-943 OP-06 A 2-529 *OP-295 A 2-953 OP-07 A 2-537 *OP-297 A 2-959 OP-08 D OP-400 A 2-975 OP-09 A 2-547 *OP-413 A 2-761 OP-10 A 2-555 OP-420 A 2-987 OP-11 A 2-547 *OP-421 A 2-993 OP-12 A 2-567 *OP-467 A 2-999 OP-13 A 2-571 *OP-467 A 2-999 OP-14 A 2-511 *OP-470 A 2-1005 OP-15 A 2-571 *OP-490 A 2-1025 OP-16 A 2-571 *OP-490 A 2-953 OP-20 A 2-585 *OP-495 A 2-953 OP-21 A 2-585 *OP-496 A 2-1049 OP-22 A 2-585 *OP-497		
OP-01 A 2-497 *OP-275 AV, A 2-919 OP-02 A 2-503 *OP-282 A 2-927 OP-04 A 2-511 *OP-285 A 2-939 OP-05 A 2-519 *OP-290 A 2-943 OP-06 A 2-529 *OP-295 A 2-953 OP-07 A 2-537 *OP-297 A 2-959 OP-08 D OP-400 A 2-975 OP-09 A 2-547 *OP-413 A 2-976 OP-10 A 2-555 OP-420 A 2-987 OP-11 A 2-555 OP-421 A 2-987 OP-12 A 2-547 *OP-467 A 2-993 OP-12 A 2-567 *OP-470 A 2-909 OP-14 A 2-511 OP-470 A 2-909 OP-15 A 2-571 OP-471 AV, A 2-1021 OP-16 A 2-571 OP-482 A 2-927 OP-17 A 2-571 OP-490 A 2-933 OP-20 A 2-585 *OP-495 A 2-933 OP-21 A 2-591 *OP-497 A 2-933 OP-22 A 2-597 *OSC1758 C 1<		
OP-02 A 2-503 *OP-282 A 2-927 OP-04 A 2-511 *OP-285 A 2-939 OP-05 A 2-519 OP-290 A 2-943 OP-06 A 2-529 *OP-295 A 2-953 OP-07 A 2-537 *OP-297 A 2-959 OP-08 D OP-400 A 2-975 OP-09 A 2-547 *OP-413 A 2-976 OP-10 A 2-555 OP-420 A 2-987 OP-11 A 2-547 OP-411 A 2-999 OP-12 A 2-547 OP-421 A 2-999 OP-13 A 2-511 OP-470 A 2-999 OP-14 A 2-511 OP-470 A 2-1005 OP-15 A 2-571 OP-471 AV, A 2-1021 OP-16 A 2-571 *OP-482 A 2-953 OP-20 A 2-585 *OP-495 A 2-953 OP-21 A 2-585 *OP-497 A 2-1037 OP-22 A 2-585 *OP-497 A 2-1049 OP-22 A 2-597 *OSC1758 C.1 OP-32 A 2-621 PM-0828 D		
OP-04 A 2-511 *OP-285 A 2-939 OP-05 A 2-519 OP-290 A 2-943 OP-06 A 2-529 *OP-295 A 2-953 OP-07 A 2-537 *OP-297 A 2-959 OP-08 D P-400 A 2-976 OP-09 A 2-547 *OP-413 A 2-976 OP-10 A 2-555 OP-420 A 2-987 OP-11 A 2-547 *OP-421 A 2-993 OP-12 A 2-547 *OP-467 A 2-993 OP-14 A 2-511 *OP-470 A 2-909 OP-15 A 2-571 *OP-471 AV, A 2-1021 OP-16 A 2-571 *OP-482 A 2-927 OP-17 A 2-571 *OP-482 A 2-923 OP-20 A 2-585 *OP-499 A 2-953 OP-21 A 2-591 *OP-497 A 2-953 OP-22 A 2-597 *OSC1758 C I OP-37 A 2-609 PKD-01 AV, SL 7-33 OP-37 A 2-633 PM-108 AP-1061 OP-37 A 2-645 PM-111/211 A 3-		
OP-05 A 2-519 OP-290 A 2-943 OP-06 A 2-529 *OP-295 A 2-953 OP-07 A 2-537 *OP-297 A 2-959 OP-08 D D OP-400 A 2-975 OP-09 A 2-547 *OP-413 A 2-761 OP-10 A 2-555 OP-420 A 2-987 OP-11 A 2-547 OP-421 A 2-993 OP-12 A 2-567 *OP-467 A 2-999 OP-14 A 2-511 OP-470 A 2-1005 OP-15 A 2-571 OP-471 AV, A 2-1021 OP-16 A 2-571 OP-482 A 2-927 OP-17 A 2-571 OP-482 A 2-927 OP-20 A 2-585 *OP-495 A 2-953 OP-21 A 2-585 *OP-497 A 2-1049 OP-22 A 2-591 *OP-497 A 2-1049 OP-37 A 2-621 PM-0828 D OP-37 A 2-631 PM-0828 D OP-37 A 2-633 PM-108 D A 2-1061 OP-41 A 2-645 PM-111/211 <		
OP-06 A 2-529 *OP-295 A 2-953 OP-07 A 2-537 *OP-297 A 2-959 OP-08 D OP-400 A 2-975 OP-09 A 2-547 *OP-413 A 2-761 OP-10 A 2-555 OP-420 A 2-987 OP-11 A 2-547 OP-421 A 2-987 OP-12 A 2-547 OP-467 A 2-993 OP-12 A 2-567 *OP-467 A 2-999 OP-14 A 2-511 OP-470 A 2-909 OP-15 A 2-571 OP-471 AV, A 2-1021 OP-16 A 2-571 OP-482 A 2-927 OP-17 A 2-571 OP-490 A 2-953 OP-20 A 2-585 *OP-495 A 2-953 OP-21 A 2-591 *OP-497 A 2-91049 OP-22 A 2-597 *OSC1758 C I OP-23 A 2-609 PKD-01 AV, SL 7-33 OP-32 A 2-621 PM-0828 D OP-37 A 2-633 PM-108 D A 2-1061 OP-41 A 2-645 PM-111/211		
OP-08 OP-400 A 2-975 OP-09 A 2-547 *OP-413 A 2-761 OP-10 A 2-555 OP-420 A 2-987 OP-11 A 2-555 OP-420 A 2-987 OP-11 A 2-547 OP-421 A 2-993 OP-12 A 2-567 *OP-467 A 2-999 OP-14 A 2-511 OP-470 A 2-1005 OP-15 A 2-571 OP-471 AV, A 2-1021 OP-16 A 2-571 *OP-482 A 2-927 OP-17 A 2-571 OP-490 A 2-1037 OP-20 A 2-585 *OP-495 A 2-953 OP-21 A 2-591 *OP-497 A 2-1049 OP-22 A 2-591 *OP-497 A 2-1049 OP-23 A 2-609 PKD-01 AV, SL 7-33 OP-32 A 2-601 PM-0828 D OP-37 A 2-633 PM-108 A 2-1061 OP-41 A 2-645 PM-111/211 A 3-59 OP-42		
OP-09 A 2-547 *OP-413 A 2-761 OP-10 A 2-555 OP-420 A 2-987 OP-11 A 2-547 OP-421 A 2-993 OP-12 A 2-567 *OP-467 A 2-999 OP-14 A 2-511 OP-470 A 2-1005 OP-15 A 2-571 OP-471 AV, A 2-1021 OP-16 A 2-571 OP-482 A 2-927 OP-17 A 2-571 OP-490 A 2-1037 OP-20 A 2-585 *OP-495 A 2-953 OP-21 A 2-591 *OP-497 A 2-1049 OP-22 A 2-597 *OSC1758 C I OP-37 A 2-609 PKD-01 AV, SL 7-33 OP-37 A 2-621 PM-0828 D OP-37 A 2-633 PM-108 A 2-1061 OP-41 A 2-645 PM-111/211 A 3-59 OP-42 A 2-657 PM-119/219 D		
OP-10 A 2-555 OP-420 A 2-987 OP-11 A 2-547 OP-421 A 2-993 OP-12 A 2-567 *OP-467 A 2-999 OP-14 A 2-511 OP-470 A 2-1005 OP-15 A 2-571 OP-471 AV, A 2-1021 OP-16 A 2-571 OP-482 A 2-927 OP-17 A 2-571 OP-490 A 2-9137 OP-20 A 2-585 *OP-495 A 2-953 OP-21 A 2-591 *OP-497 A 2-1049 OP-22 A 2-591 *OP-497 A 2-1049 OP-27 A 2-609 PKD-01 AV, SL 7-33 OP-32 A 2-609 PKD-01 AV, SL 7-33 OP-37 A 2-633 PM-108 A 2-1061 OP-41 A 2-645 PM-111/211 A 3-59 OP-42 A 2-657 PM-119/219 D	OP-08D	OP-400
OP-11 A 2-547 OP-421 A 2-993 OP-12 A 2-567 *OP-467 A 2-999 OP-14 A 2-511 OP-470 A 2-1005 OP-15 A 2-571 OP-471 AV, A 2-1021 OP-16 A 2-571 *OP-482 A 2-927 OP-17 A 2-571 OP-490 A 2-1037 OP-20 A 2-585 *OP-495 A 2-953 OP-21 A 2-591 *OP-497 A 2-1049 OP-22 A 2-597 *OSC1758 C I OP-27 A 2-609 PKD-01 AV, SL 7-33 OP-32 A 2-621 PM-0828 D OP-37 A 2-633 PM-108 A 2-1061 OP-41 A 2-645 PM-111/211 A 3-59 OP-42 A 2-657 PM-119/219 D	OP-09	*OP-413
OP-12 A 2-567 *OP-467 A 2-999 OP-14 A 2-511 OP-470 A 2-1005 OP-15 A 2-571 OP-471 AV, A 2-1021 OP-16 A 2-571 *OP-482 A 2-927 OP-17 A 2-571 OP-490 A 2-1037 OP-20 A 2-585 *OP-495 A 2-953 OP-21 A 2-591 *OP-497 A 2-1049 OP-22 A 2-597 *OSC1758 C I OP-27 A 2-609 PKD-01 AV, SL 7-33 OP-32 A 2-621 PM-0828 D OP-37 A 2-633 PM-108 A 2-1061 OP-41 A 2-645 PM-111/211 A 3-59 OP-42 A 2-657 PM-1119/219 D	OP-10	OP-420
OP-14 A 2-511 OP-470 A 2-1005 OP-15 A 2-571 OP-471 AV, A 2-1021 OP-16 A 2-571 *OP-482 A 2-927 OP-17 A 2-571 OP-490 A 2-1037 OP-20 A 2-585 *OP-495 A 2-953 OP-21 A 2-591 *OP-497 A 2-1049 OP-22 A 2-597 *OSC1758 C. I. OP-32 A 2-609 PKD-01 AV, SL 7-33 OP-32 A 2-621 PM-0828 D. OP-37 A 2-633 PM-108 A 2-1061 OP-41 A 2-645 PM-111/211 A 3-59 OP-42 A 2-657 PM-119/219 D	OP-11	OP-421
OP-15 A 2-571 OP-471 AV, A 2-1021 OP-16 A 2-571 *OP-482 A 2-927 OP-17 A 2-571 OP-490 A 2-1037 OP-20 A 2-585 *OP-495 A 2-953 OP-21 A 2-591 *OP-497 A 2-1049 OP-22 A 2-597 *OSC1758 C.I. OP-37 A 2-609 PKD-01 AV, SL 7-33 OP-37 A 2-621 PM-0828 TO OP-37 A 2-633 PM-108 A 2-1061 OP-41 A 2-645 PM-111/211 A 3-59 OP-42 A 2-657 PM-119/219 D		
OP-16 A 2-571 *OP-482 A 2-927 OP-17 A 2-571 OP-490 A 2-1037 OP-20 A 2-585 *OP-495 A 2-953 OP-21 A 2-591 *OP-497 A 2-1049 OP-22 A 2-597 *OSC1758 C I OP-27 A 2-609 PKD-01 AV, SL 7-33 OP-32 A 2-621 PM-0828 D OP-37 A 2-633 PM-108 A 2-1061 OP-41 A 2-645 PM-111/211 A 3-59 OP-42 A 2-657 PM-119/219 D		
OP-17 A 2-571 OP-490 A 2-1037 OP-20 A 2-585 *OP-495 A 2-953 OP-21 A 2-591 *OP-497 A 2-1049 OP-22 A 2-597 *OSC1758 C I OP-27 A 2-609 PKD-01 AV, SL 7-33 OP-32 A 2-621 PM-0828 D OP-37 A 2-633 PM-108 A 2-1061 OP-41 A 2-645 PM-111/211 A 3-59 OP-42 A 2-657 PM-119/219 D		
OP-20 A 2–585 *OP-495 A 2–953 OP-21 A 2–591 *OP-497 A 2–1049 OP-22 A 2–597 *OSC1758 C I OP-27 A 2–609 PKD-01 AV, SL 7–33 OP-32 A 2–621 PM-0828 D OP-37 A 2–633 PM-108 A 2–1061 OP-41 A 2–645 PM-111/211 A 3–59 OP-42 A 2–657 PM-119/219 D		
OP-21 A 2-591 *OP-497 A 2-1049 OP-22 A 2-597 *OSC1758 C I OP-27 A 2-609 PKD-01 AV, SL 7-33 OP-32 A 2-621 PM-0828 D OP-37 A 2-633 PM-108 A 2-1061 OP-41 A 2-645 PM-111/211 A 3-59 OP-42 A 2-657 PM-119/219 D		
OP-22 A 2-597 *OSC1758 C I OP-27 A 2-609 PKD-01 AV, SL 7-33 OP-32 A 2-621 PM-0828 D OP-37 A 2-633 PM-108 A 2-1061 OP-41 A 2-645 PM-111/211 A 3-59 OP-42 A 2-657 PM-119/219 D		
OP-27 A 2-609 PKD-01 AV, SL 7-33 OP-32 A 2-621 PM-0828 D OP-37 A 2-633 PM-108 A 2-1061 OP-41 A 2-645 PM-111/211 A 3-59 OP-42 A 2-657 PM-119/219 D		
OP-32 A 2-621 PM-0828 D OP-37 A 2-633 PM-108 A 2-1061 OP-41 A 2-645 PM-111/211 A 3-59 OP-42 A 2-657 PM-119/219 D		
OP-37 A 2-633 PM-108 A 2-1061 OP-41 A 2-645 PM-111/211 A 3-59 OP-42 A 2-657 PM-119/219 D		
OP-41 A 2-645 PM-111/211 A 3-59 OP-42 A 2-657 PM-119/219 D		
OP-42 A 2-657 PM-119/219		그는 그 그래요요 없는 것이 없는 것이 되는 것이 되는 것이 되었다. 그리고 있는 것이 없는 것이 없는 것이 없는 것이 없는 것이 없는 것이 없다.
22 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		
OP-44		
OP-50 A 2-671 PM-155 D		
OP-61 AV, A 2–683 PM-155A A 2–1065	OP-61	
OP-64	OP-64	PM-156

^{*}New product.

† A = Amplifier Reference Manual; AV = Audio/Video Reference Manual; C I = Data Converter Reference Manual, Volume I; C II = Data Converter Reference Manual, Volume II; D = Data Sheet; ; SL = Special Linear Reference Manual.

Model Pag	ge† Model	Page†
PM-156A	065 SMP-81	
PM-157		
PM-157A		
PM-211		
PM-239		AV, A 4–185
PM-248		AV, A 4–193
PM-355		AV
PM-356		
PM-562		
PM-725		AV
PM-741		
PM-747		
PM-1008		
PM-1012		
PM-2108		
*PM-6012		D
PM-7224		AV
PM-7226		
PM-7226A		AV, A 4–201
PM-7524		AV, A 4–201
PM-7528 VA		AV, A 4–207
PM-7533		
PM-7541		
PM-7541A		
PM-7542 V.A.		AV, C II
PM-7543		
PM-7545		AV, C II
PM-7548		D
PM-7574		D
PM-7628		C II
PM-7645		
REF-01		
REF-02		
REF-03		D
REF-05		SL 9–25
REF-08		SL 10-63
REF-10		SL 10–67
REF-43		SL 10–71
RPT-82		SL 10–79
RPT-83		
RPT-85		SL 10–91
RPT-86		
RPT-87 .V.A	C I 2B20	
SDC1740/RDC1740	CI 2B22	SL 10–99
SDC1741/RDC1741		SL 10-103
SDC1742/RDC1742	CI 2B24	D
SHA-1144		SL 10–107
SMP-04		SL 10–107
SMP-08		D
SMP-10		SL 10–113
SMP-11/1	II 2B52	
*SMP-18	2H 2B53	

^{*}New product.

†A = Amplifier Reference Manual; AV = Audio/Video Reference Manual; C I = Data Converter Reference Manual, Volume I; C II = Data Converter Reference Manual, Volume II; D = Data Sheet; ; SL = Special Linear Reference Manual.

Model Page†	Model	Page†
2B54/2B55	920	I, C II, A 7-1, SL 14-1
2B56	921	
2B57	922	
2B58	923	
2B59	925	I, C II, A 7-1, SL 14-1
2S50	927	I, C II, A 7-1, SL 14-1
2S54	928	I, C II, A 7-1, SL 14-1
2S56	940	I, C II, A 7–2, SL 14-2
2S58	941	I, C II, A 7–2, SL 14-2
2S80A	943	
2S81A	945	
2S82A	947	
3B Series	949	
4B Series	*950	
5B Series	953	
6B Series	955	
*7B Series	958	
40	960	
171	962	
277	964	
281	966	
284I	967	
285	968	
286I	970	
289	974	
290	975	
290A	976	
292	977	I, C II, A 7-1, SL 14-1
292A		
310		
426		
429		
434		
436		
442		
451		
453		
460		
741A		
751		
756		
757		
759		
902/902-2		
904		
905		

A Amplifier Reference Manual; AV = Audio/Video Reference Manual; C I = Data Converter Reference Manual, Volume I; C II = Data Converter Reference Manual, Volume II; D = Data Sheet; ; SL = Special Linear Reference Manual.

	13	
	CLCE, A 7-1, SL 14-1	
	1-11 JE A-1-1 A D-1-1 SE D4-1	